Pileus Git - ~andy/linux/blob - sound/soc/codecs/wm8996.c

   1 /*
   2  * wm8996.c - WM8996 audio codec interface
   3  *
   4  * Copyright 2011 Wolfson Microelectronics PLC.
   5  * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
   6  *
   7  *  This program is free software; you can redistribute  it and/or modify it
   8  *  under  the terms of  the GNU General  Public License as published by the
   9  *  Free Software Foundation;  either version 2 of the  License, or (at your
  10  *  option) any later version.
  11  */
  12
  13 #include <linux/module.h>
  14 #include <linux/moduleparam.h>
  15 #include <linux/init.h>
  16 #include <linux/completion.h>
  17 #include <linux/delay.h>
  18 #include <linux/pm.h>
  19 #include <linux/gcd.h>
  20 #include <linux/gpio.h>
  21 #include <linux/i2c.h>
  22 #include <linux/regmap.h>
  23 #include <linux/regulator/consumer.h>
  24 #include <linux/slab.h>
  25 #include <linux/workqueue.h>
  26 #include <sound/core.h>
  27 #include <sound/jack.h>
  28 #include <sound/pcm.h>
  29 #include <sound/pcm_params.h>
  30 #include <sound/soc.h>
  31 #include <sound/initval.h>
  32 #include <sound/tlv.h>
  33 #include <trace/events/asoc.h>
  34
  35 #include <sound/wm8996.h>
  36 #include "wm8996.h"
  37
  38 #define WM8996_AIFS 2
  39
  40 #define HPOUT1L 1
  41 #define HPOUT1R 2
  42 #define HPOUT2L 4
  43 #define HPOUT2R 8
  44
  45 #define WM8996_NUM_SUPPLIES 3
  46 static const char *wm8996_supply_names[WM8996_NUM_SUPPLIES] = {
  47         "DBVDD",
  48         "AVDD1",
  49         "AVDD2",
  50 };
  51
  52 struct wm8996_priv {
  53         struct device *dev;
  54         struct regmap *regmap;
  55         struct snd_soc_codec *codec;
  56
  57         int ldo1ena;
  58
  59         int sysclk;
  60         int sysclk_src;
  61
  62         int fll_src;
  63         int fll_fref;
  64         int fll_fout;
  65
  66         struct completion fll_lock;
  67
  68         u16 dcs_pending;
  69         struct completion dcs_done;
  70
  71         u16 hpout_ena;
  72         u16 hpout_pending;
  73
  74         struct regulator_bulk_data supplies[WM8996_NUM_SUPPLIES];
  75         struct notifier_block disable_nb[WM8996_NUM_SUPPLIES];
  76         struct regulator *cpvdd;
  77         int bg_ena;
  78
  79         struct wm8996_pdata pdata;
  80
  81         int rx_rate[WM8996_AIFS];
  82         int bclk_rate[WM8996_AIFS];
  83
  84         /* Platform dependant ReTune mobile configuration */
  85         int num_retune_mobile_texts;
  86         const char **retune_mobile_texts;
  87         int retune_mobile_cfg[2];
  88         struct soc_enum retune_mobile_enum;
  89
  90         struct snd_soc_jack *jack;
  91         bool detecting;
  92         bool jack_mic;
  93         wm8996_polarity_fn polarity_cb;
  94
  95 #ifdef CONFIG_GPIOLIB
  96         struct gpio_chip gpio_chip;
  97 #endif
  98 };
  99
 100 /* We can't use the same notifier block for more than one supply and
 101  * there's no way I can see to get from a callback to the caller
 102  * except container_of().
 103  */
 104 #define WM8996_REGULATOR_EVENT(n) \
 105 static int wm8996_regulator_event_##n(struct notifier_block *nb, \
 106                                     unsigned long event, void *data)    \
 107 { \
 108         struct wm8996_priv *wm8996 = container_of(nb, struct wm8996_priv, \
 109                                                   disable_nb[n]); \
 110         if (event & REGULATOR_EVENT_DISABLE) { \
 111                 regcache_cache_only(wm8996->regmap, true);      \
 112         } \
 113         return 0; \
 114 }
 115
 116 WM8996_REGULATOR_EVENT(0)
 117 WM8996_REGULATOR_EVENT(1)
 118 WM8996_REGULATOR_EVENT(2)
 119
 120 static struct reg_default wm8996_reg[] = {
 121         { WM8996_SOFTWARE_RESET, 0x8996 },
 122         { WM8996_POWER_MANAGEMENT_1, 0x0 },
 123         { WM8996_POWER_MANAGEMENT_2, 0x0 },
 124         { WM8996_POWER_MANAGEMENT_3, 0x0 },
 125         { WM8996_POWER_MANAGEMENT_4, 0x0 },
 126         { WM8996_POWER_MANAGEMENT_5, 0x0 },
 127         { WM8996_POWER_MANAGEMENT_6, 0x0 },
 128         { WM8996_POWER_MANAGEMENT_7, 0x10 },
 129         { WM8996_POWER_MANAGEMENT_8, 0x0 },
 130         { WM8996_LEFT_LINE_INPUT_VOLUME, 0x0 },
 131         { WM8996_RIGHT_LINE_INPUT_VOLUME, 0x0 },
 132         { WM8996_LINE_INPUT_CONTROL, 0x0 },
 133         { WM8996_DAC1_HPOUT1_VOLUME, 0x88 },
 134         { WM8996_DAC2_HPOUT2_VOLUME, 0x88 },
 135         { WM8996_DAC1_LEFT_VOLUME, 0x2c0 },
 136         { WM8996_DAC1_RIGHT_VOLUME, 0x2c0 },
 137         { WM8996_DAC2_LEFT_VOLUME, 0x2c0 },
 138         { WM8996_DAC2_RIGHT_VOLUME, 0x2c0 },
 139         { WM8996_OUTPUT1_LEFT_VOLUME, 0x80 },
 140         { WM8996_OUTPUT1_RIGHT_VOLUME, 0x80 },
 141         { WM8996_OUTPUT2_LEFT_VOLUME, 0x80 },
 142         { WM8996_OUTPUT2_RIGHT_VOLUME, 0x80 },
 143         { WM8996_MICBIAS_1, 0x39 },
 144         { WM8996_MICBIAS_2, 0x39 },
 145         { WM8996_LDO_1, 0x3 },
 146         { WM8996_LDO_2, 0x13 },
 147         { WM8996_ACCESSORY_DETECT_MODE_1, 0x4 },
 148         { WM8996_ACCESSORY_DETECT_MODE_2, 0x0 },
 149         { WM8996_HEADPHONE_DETECT_1, 0x20 },
 150         { WM8996_HEADPHONE_DETECT_2, 0x0 },
 151         { WM8996_MIC_DETECT_1, 0x7600 },
 152         { WM8996_MIC_DETECT_2, 0xbf },
 153         { WM8996_CHARGE_PUMP_1, 0x1f25 },
 154         { WM8996_CHARGE_PUMP_2, 0xab19 },
 155         { WM8996_DC_SERVO_1, 0x0 },
 156         { WM8996_DC_SERVO_2, 0x0 },
 157         { WM8996_DC_SERVO_3, 0x0 },
 158         { WM8996_DC_SERVO_5, 0x2a2a },
 159         { WM8996_DC_SERVO_6, 0x0 },
 160         { WM8996_DC_SERVO_7, 0x0 },
 161         { WM8996_ANALOGUE_HP_1, 0x0 },
 162         { WM8996_ANALOGUE_HP_2, 0x0 },
 163         { WM8996_CONTROL_INTERFACE_1, 0x8004 },
 164         { WM8996_WRITE_SEQUENCER_CTRL_1, 0x0 },
 165         { WM8996_WRITE_SEQUENCER_CTRL_2, 0x0 },
 166         { WM8996_AIF_CLOCKING_1, 0x0 },
 167         { WM8996_AIF_CLOCKING_2, 0x0 },
 168         { WM8996_CLOCKING_1, 0x10 },
 169         { WM8996_CLOCKING_2, 0x0 },
 170         { WM8996_AIF_RATE, 0x83 },
 171         { WM8996_FLL_CONTROL_1, 0x0 },
 172         { WM8996_FLL_CONTROL_2, 0x0 },
 173         { WM8996_FLL_CONTROL_3, 0x0 },
 174         { WM8996_FLL_CONTROL_4, 0x5dc0 },
 175         { WM8996_FLL_CONTROL_5, 0xc84 },
 176         { WM8996_FLL_EFS_1, 0x0 },
 177         { WM8996_FLL_EFS_2, 0x2 },
 178         { WM8996_AIF1_CONTROL, 0x0 },
 179         { WM8996_AIF1_BCLK, 0x0 },
 180         { WM8996_AIF1_TX_LRCLK_1, 0x80 },
 181         { WM8996_AIF1_TX_LRCLK_2, 0x8 },
 182         { WM8996_AIF1_RX_LRCLK_1, 0x80 },
 183         { WM8996_AIF1_RX_LRCLK_2, 0x0 },
 184         { WM8996_AIF1TX_DATA_CONFIGURATION_1, 0x1818 },
 185         { WM8996_AIF1TX_DATA_CONFIGURATION_2, 0 },
 186         { WM8996_AIF1RX_DATA_CONFIGURATION, 0x1818 },
 187         { WM8996_AIF1TX_CHANNEL_0_CONFIGURATION, 0x0 },
 188         { WM8996_AIF1TX_CHANNEL_1_CONFIGURATION, 0x0 },
 189         { WM8996_AIF1TX_CHANNEL_2_CONFIGURATION, 0x0 },
 190         { WM8996_AIF1TX_CHANNEL_3_CONFIGURATION, 0x0 },
 191         { WM8996_AIF1TX_CHANNEL_4_CONFIGURATION, 0x0 },
 192         { WM8996_AIF1TX_CHANNEL_5_CONFIGURATION, 0x0 },
 193         { WM8996_AIF1RX_CHANNEL_0_CONFIGURATION, 0x0 },
 194         { WM8996_AIF1RX_CHANNEL_1_CONFIGURATION, 0x0 },
 195         { WM8996_AIF1RX_CHANNEL_2_CONFIGURATION, 0x0 },
 196         { WM8996_AIF1RX_CHANNEL_3_CONFIGURATION, 0x0 },
 197         { WM8996_AIF1RX_CHANNEL_4_CONFIGURATION, 0x0 },
 198         { WM8996_AIF1RX_CHANNEL_5_CONFIGURATION, 0x0 },
 199         { WM8996_AIF1RX_MONO_CONFIGURATION, 0x0 },
 200         { WM8996_AIF1TX_TEST, 0x7 },
 201         { WM8996_AIF2_CONTROL, 0x0 },
 202         { WM8996_AIF2_BCLK, 0x0 },
 203         { WM8996_AIF2_TX_LRCLK_1, 0x80 },
 204         { WM8996_AIF2_TX_LRCLK_2, 0x8 },
 205         { WM8996_AIF2_RX_LRCLK_1, 0x80 },
 206         { WM8996_AIF2_RX_LRCLK_2, 0x0 },
 207         { WM8996_AIF2TX_DATA_CONFIGURATION_1, 0x1818 },
 208         { WM8996_AIF2RX_DATA_CONFIGURATION, 0x1818 },
 209         { WM8996_AIF2RX_DATA_CONFIGURATION, 0x0 },
 210         { WM8996_AIF2TX_CHANNEL_0_CONFIGURATION, 0x0 },
 211         { WM8996_AIF2TX_CHANNEL_1_CONFIGURATION, 0x0 },
 212         { WM8996_AIF2RX_CHANNEL_0_CONFIGURATION, 0x0 },
 213         { WM8996_AIF2RX_CHANNEL_1_CONFIGURATION, 0x0 },
 214         { WM8996_AIF2RX_MONO_CONFIGURATION, 0x0 },
 215         { WM8996_AIF2TX_TEST, 0x1 },
 216         { WM8996_DSP1_TX_LEFT_VOLUME, 0xc0 },
 217         { WM8996_DSP1_TX_RIGHT_VOLUME, 0xc0 },
 218         { WM8996_DSP1_RX_LEFT_VOLUME, 0xc0 },
 219         { WM8996_DSP1_RX_RIGHT_VOLUME, 0xc0 },
 220         { WM8996_DSP1_TX_FILTERS, 0x2000 },
 221         { WM8996_DSP1_RX_FILTERS_1, 0x200 },
 222         { WM8996_DSP1_RX_FILTERS_2, 0x10 },
 223         { WM8996_DSP1_DRC_1, 0x98 },
 224         { WM8996_DSP1_DRC_2, 0x845 },
 225         { WM8996_DSP1_RX_EQ_GAINS_1, 0x6318 },
 226         { WM8996_DSP1_RX_EQ_GAINS_2, 0x6300 },
 227         { WM8996_DSP1_RX_EQ_BAND_1_A, 0xfca },
 228         { WM8996_DSP1_RX_EQ_BAND_1_B, 0x400 },
 229         { WM8996_DSP1_RX_EQ_BAND_1_PG, 0xd8 },
 230         { WM8996_DSP1_RX_EQ_BAND_2_A, 0x1eb5 },
 231         { WM8996_DSP1_RX_EQ_BAND_2_B, 0xf145 },
 232         { WM8996_DSP1_RX_EQ_BAND_2_C, 0xb75 },
 233         { WM8996_DSP1_RX_EQ_BAND_2_PG, 0x1c5 },
 234         { WM8996_DSP1_RX_EQ_BAND_3_A, 0x1c58 },
 235         { WM8996_DSP1_RX_EQ_BAND_3_B, 0xf373 },
 236         { WM8996_DSP1_RX_EQ_BAND_3_C, 0xa54 },
 237         { WM8996_DSP1_RX_EQ_BAND_3_PG, 0x558 },
 238         { WM8996_DSP1_RX_EQ_BAND_4_A, 0x168e },
 239         { WM8996_DSP1_RX_EQ_BAND_4_B, 0xf829 },
 240         { WM8996_DSP1_RX_EQ_BAND_4_C, 0x7ad },
 241         { WM8996_DSP1_RX_EQ_BAND_4_PG, 0x1103 },
 242         { WM8996_DSP1_RX_EQ_BAND_5_A, 0x564 },
 243         { WM8996_DSP1_RX_EQ_BAND_5_B, 0x559 },
 244         { WM8996_DSP1_RX_EQ_BAND_5_PG, 0x4000 },
 245         { WM8996_DSP2_TX_LEFT_VOLUME, 0xc0 },
 246         { WM8996_DSP2_TX_RIGHT_VOLUME, 0xc0 },
 247         { WM8996_DSP2_RX_LEFT_VOLUME, 0xc0 },
 248         { WM8996_DSP2_RX_RIGHT_VOLUME, 0xc0 },
 249         { WM8996_DSP2_TX_FILTERS, 0x2000 },
 250         { WM8996_DSP2_RX_FILTERS_1, 0x200 },
 251         { WM8996_DSP2_RX_FILTERS_2, 0x10 },
 252         { WM8996_DSP2_DRC_1, 0x98 },
 253         { WM8996_DSP2_DRC_2, 0x845 },
 254         { WM8996_DSP2_RX_EQ_GAINS_1, 0x6318 },
 255         { WM8996_DSP2_RX_EQ_GAINS_2, 0x6300 },
 256         { WM8996_DSP2_RX_EQ_BAND_1_A, 0xfca },
 257         { WM8996_DSP2_RX_EQ_BAND_1_B, 0x400 },
 258         { WM8996_DSP2_RX_EQ_BAND_1_PG, 0xd8 },
 259         { WM8996_DSP2_RX_EQ_BAND_2_A, 0x1eb5 },
 260         { WM8996_DSP2_RX_EQ_BAND_2_B, 0xf145 },
 261         { WM8996_DSP2_RX_EQ_BAND_2_C, 0xb75 },
 262         { WM8996_DSP2_RX_EQ_BAND_2_PG, 0x1c5 },
 263         { WM8996_DSP2_RX_EQ_BAND_3_A, 0x1c58 },
 264         { WM8996_DSP2_RX_EQ_BAND_3_B, 0xf373 },
 265         { WM8996_DSP2_RX_EQ_BAND_3_C, 0xa54 },
 266         { WM8996_DSP2_RX_EQ_BAND_3_PG, 0x558 },
 267         { WM8996_DSP2_RX_EQ_BAND_4_A, 0x168e },
 268         { WM8996_DSP2_RX_EQ_BAND_4_B, 0xf829 },
 269         { WM8996_DSP2_RX_EQ_BAND_4_C, 0x7ad },
 270         { WM8996_DSP2_RX_EQ_BAND_4_PG, 0x1103 },
 271         { WM8996_DSP2_RX_EQ_BAND_5_A, 0x564 },
 272         { WM8996_DSP2_RX_EQ_BAND_5_B, 0x559 },
 273         { WM8996_DSP2_RX_EQ_BAND_5_PG, 0x4000 },
 274         { WM8996_DAC1_MIXER_VOLUMES, 0x0 },
 275         { WM8996_DAC1_LEFT_MIXER_ROUTING, 0x0 },
 276         { WM8996_DAC1_RIGHT_MIXER_ROUTING, 0x0 },
 277         { WM8996_DAC2_MIXER_VOLUMES, 0x0 },
 278         { WM8996_DAC2_LEFT_MIXER_ROUTING, 0x0 },
 279         { WM8996_DAC2_RIGHT_MIXER_ROUTING, 0x0 },
 280         { WM8996_DSP1_TX_LEFT_MIXER_ROUTING, 0x0 },
 281         { WM8996_DSP1_TX_RIGHT_MIXER_ROUTING, 0x0 },
 282         { WM8996_DSP2_TX_LEFT_MIXER_ROUTING, 0x0 },
 283         { WM8996_DSP2_TX_RIGHT_MIXER_ROUTING, 0x0 },
 284         { WM8996_DSP_TX_MIXER_SELECT, 0x0 },
 285         { WM8996_DAC_SOFTMUTE, 0x0 },
 286         { WM8996_OVERSAMPLING, 0xd },
 287         { WM8996_SIDETONE, 0x1040 },
 288         { WM8996_GPIO_1, 0xa101 },
 289         { WM8996_GPIO_2, 0xa101 },
 290         { WM8996_GPIO_3, 0xa101 },
 291         { WM8996_GPIO_4, 0xa101 },
 292         { WM8996_GPIO_5, 0xa101 },
 293         { WM8996_PULL_CONTROL_1, 0x0 },
 294         { WM8996_PULL_CONTROL_2, 0x140 },
 295         { WM8996_INTERRUPT_STATUS_1_MASK, 0x1f },
 296         { WM8996_INTERRUPT_STATUS_2_MASK, 0x1ecf },
 297         { WM8996_LEFT_PDM_SPEAKER, 0x0 },
 298         { WM8996_RIGHT_PDM_SPEAKER, 0x1 },
 299         { WM8996_PDM_SPEAKER_MUTE_SEQUENCE, 0x69 },
 300         { WM8996_PDM_SPEAKER_VOLUME, 0x66 },
 301         { WM8996_WRITE_SEQUENCER_0, 0x1 },
 302         { WM8996_WRITE_SEQUENCER_1, 0x1 },
 303         { WM8996_WRITE_SEQUENCER_3, 0x6 },
 304         { WM8996_WRITE_SEQUENCER_4, 0x40 },
 305         { WM8996_WRITE_SEQUENCER_5, 0x1 },
 306         { WM8996_WRITE_SEQUENCER_6, 0xf },
 307         { WM8996_WRITE_SEQUENCER_7, 0x6 },
 308         { WM8996_WRITE_SEQUENCER_8, 0x1 },
 309         { WM8996_WRITE_SEQUENCER_9, 0x3 },
 310         { WM8996_WRITE_SEQUENCER_10, 0x104 },
 311         { WM8996_WRITE_SEQUENCER_12, 0x60 },
 312         { WM8996_WRITE_SEQUENCER_13, 0x11 },
 313         { WM8996_WRITE_SEQUENCER_14, 0x401 },
 314         { WM8996_WRITE_SEQUENCER_16, 0x50 },
 315         { WM8996_WRITE_SEQUENCER_17, 0x3 },
 316         { WM8996_WRITE_SEQUENCER_18, 0x100 },
 317         { WM8996_WRITE_SEQUENCER_20, 0x51 },
 318         { WM8996_WRITE_SEQUENCER_21, 0x3 },
 319         { WM8996_WRITE_SEQUENCER_22, 0x104 },
 320         { WM8996_WRITE_SEQUENCER_23, 0xa },
 321         { WM8996_WRITE_SEQUENCER_24, 0x60 },
 322         { WM8996_WRITE_SEQUENCER_25, 0x3b },
 323         { WM8996_WRITE_SEQUENCER_26, 0x502 },
 324         { WM8996_WRITE_SEQUENCER_27, 0x100 },
 325         { WM8996_WRITE_SEQUENCER_28, 0x2fff },
 326         { WM8996_WRITE_SEQUENCER_32, 0x2fff },
 327         { WM8996_WRITE_SEQUENCER_36, 0x2fff },
 328         { WM8996_WRITE_SEQUENCER_40, 0x2fff },
 329         { WM8996_WRITE_SEQUENCER_44, 0x2fff },
 330         { WM8996_WRITE_SEQUENCER_48, 0x2fff },
 331         { WM8996_WRITE_SEQUENCER_52, 0x2fff },
 332         { WM8996_WRITE_SEQUENCER_56, 0x2fff },
 333         { WM8996_WRITE_SEQUENCER_60, 0x2fff },
 334         { WM8996_WRITE_SEQUENCER_64, 0x1 },
 335         { WM8996_WRITE_SEQUENCER_65, 0x1 },
 336         { WM8996_WRITE_SEQUENCER_67, 0x6 },
 337         { WM8996_WRITE_SEQUENCER_68, 0x40 },
 338         { WM8996_WRITE_SEQUENCER_69, 0x1 },
 339         { WM8996_WRITE_SEQUENCER_70, 0xf },
 340         { WM8996_WRITE_SEQUENCER_71, 0x6 },
 341         { WM8996_WRITE_SEQUENCER_72, 0x1 },
 342         { WM8996_WRITE_SEQUENCER_73, 0x3 },
 343         { WM8996_WRITE_SEQUENCER_74, 0x104 },
 344         { WM8996_WRITE_SEQUENCER_76, 0x60 },
 345         { WM8996_WRITE_SEQUENCER_77, 0x11 },
 346         { WM8996_WRITE_SEQUENCER_78, 0x401 },
 347         { WM8996_WRITE_SEQUENCER_80, 0x50 },
 348         { WM8996_WRITE_SEQUENCER_81, 0x3 },
 349         { WM8996_WRITE_SEQUENCER_82, 0x100 },
 350         { WM8996_WRITE_SEQUENCER_84, 0x60 },
 351         { WM8996_WRITE_SEQUENCER_85, 0x3b },
 352         { WM8996_WRITE_SEQUENCER_86, 0x502 },
 353         { WM8996_WRITE_SEQUENCER_87, 0x100 },
 354         { WM8996_WRITE_SEQUENCER_88, 0x2fff },
 355         { WM8996_WRITE_SEQUENCER_92, 0x2fff },
 356         { WM8996_WRITE_SEQUENCER_96, 0x2fff },
 357         { WM8996_WRITE_SEQUENCER_100, 0x2fff },
 358         { WM8996_WRITE_SEQUENCER_104, 0x2fff },
 359         { WM8996_WRITE_SEQUENCER_108, 0x2fff },
 360         { WM8996_WRITE_SEQUENCER_112, 0x2fff },
 361         { WM8996_WRITE_SEQUENCER_116, 0x2fff },
 362         { WM8996_WRITE_SEQUENCER_120, 0x2fff },
 363         { WM8996_WRITE_SEQUENCER_124, 0x2fff },
 364         { WM8996_WRITE_SEQUENCER_128, 0x1 },
 365         { WM8996_WRITE_SEQUENCER_129, 0x1 },
 366         { WM8996_WRITE_SEQUENCER_131, 0x6 },
 367         { WM8996_WRITE_SEQUENCER_132, 0x40 },
 368         { WM8996_WRITE_SEQUENCER_133, 0x1 },
 369         { WM8996_WRITE_SEQUENCER_134, 0xf },
 370         { WM8996_WRITE_SEQUENCER_135, 0x6 },
 371         { WM8996_WRITE_SEQUENCER_136, 0x1 },
 372         { WM8996_WRITE_SEQUENCER_137, 0x3 },
 373         { WM8996_WRITE_SEQUENCER_138, 0x106 },
 374         { WM8996_WRITE_SEQUENCER_140, 0x61 },
 375         { WM8996_WRITE_SEQUENCER_141, 0x11 },
 376         { WM8996_WRITE_SEQUENCER_142, 0x401 },
 377         { WM8996_WRITE_SEQUENCER_144, 0x50 },
 378         { WM8996_WRITE_SEQUENCER_145, 0x3 },
 379         { WM8996_WRITE_SEQUENCER_146, 0x102 },
 380         { WM8996_WRITE_SEQUENCER_148, 0x51 },
 381         { WM8996_WRITE_SEQUENCER_149, 0x3 },
 382         { WM8996_WRITE_SEQUENCER_150, 0x106 },
 383         { WM8996_WRITE_SEQUENCER_151, 0xa },
 384         { WM8996_WRITE_SEQUENCER_152, 0x61 },
 385         { WM8996_WRITE_SEQUENCER_153, 0x3b },
 386         { WM8996_WRITE_SEQUENCER_154, 0x502 },
 387         { WM8996_WRITE_SEQUENCER_155, 0x100 },
 388         { WM8996_WRITE_SEQUENCER_156, 0x2fff },
 389         { WM8996_WRITE_SEQUENCER_160, 0x2fff },
 390         { WM8996_WRITE_SEQUENCER_164, 0x2fff },
 391         { WM8996_WRITE_SEQUENCER_168, 0x2fff },
 392         { WM8996_WRITE_SEQUENCER_172, 0x2fff },
 393         { WM8996_WRITE_SEQUENCER_176, 0x2fff },
 394         { WM8996_WRITE_SEQUENCER_180, 0x2fff },
 395         { WM8996_WRITE_SEQUENCER_184, 0x2fff },
 396         { WM8996_WRITE_SEQUENCER_188, 0x2fff },
 397         { WM8996_WRITE_SEQUENCER_192, 0x1 },
 398         { WM8996_WRITE_SEQUENCER_193, 0x1 },
 399         { WM8996_WRITE_SEQUENCER_195, 0x6 },
 400         { WM8996_WRITE_SEQUENCER_196, 0x40 },
 401         { WM8996_WRITE_SEQUENCER_197, 0x1 },
 402         { WM8996_WRITE_SEQUENCER_198, 0xf },
 403         { WM8996_WRITE_SEQUENCER_199, 0x6 },
 404         { WM8996_WRITE_SEQUENCER_200, 0x1 },
 405         { WM8996_WRITE_SEQUENCER_201, 0x3 },
 406         { WM8996_WRITE_SEQUENCER_202, 0x106 },
 407         { WM8996_WRITE_SEQUENCER_204, 0x61 },
 408         { WM8996_WRITE_SEQUENCER_205, 0x11 },
 409         { WM8996_WRITE_SEQUENCER_206, 0x401 },
 410         { WM8996_WRITE_SEQUENCER_208, 0x50 },
 411         { WM8996_WRITE_SEQUENCER_209, 0x3 },
 412         { WM8996_WRITE_SEQUENCER_210, 0x102 },
 413         { WM8996_WRITE_SEQUENCER_212, 0x61 },
 414         { WM8996_WRITE_SEQUENCER_213, 0x3b },
 415         { WM8996_WRITE_SEQUENCER_214, 0x502 },
 416         { WM8996_WRITE_SEQUENCER_215, 0x100 },
 417         { WM8996_WRITE_SEQUENCER_216, 0x2fff },
 418         { WM8996_WRITE_SEQUENCER_220, 0x2fff },
 419         { WM8996_WRITE_SEQUENCER_224, 0x2fff },
 420         { WM8996_WRITE_SEQUENCER_228, 0x2fff },
 421         { WM8996_WRITE_SEQUENCER_232, 0x2fff },
 422         { WM8996_WRITE_SEQUENCER_236, 0x2fff },
 423         { WM8996_WRITE_SEQUENCER_240, 0x2fff },
 424         { WM8996_WRITE_SEQUENCER_244, 0x2fff },
 425         { WM8996_WRITE_SEQUENCER_248, 0x2fff },
 426         { WM8996_WRITE_SEQUENCER_252, 0x2fff },
 427         { WM8996_WRITE_SEQUENCER_256, 0x60 },
 428         { WM8996_WRITE_SEQUENCER_258, 0x601 },
 429         { WM8996_WRITE_SEQUENCER_260, 0x50 },
 430         { WM8996_WRITE_SEQUENCER_262, 0x100 },
 431         { WM8996_WRITE_SEQUENCER_264, 0x1 },
 432         { WM8996_WRITE_SEQUENCER_266, 0x104 },
 433         { WM8996_WRITE_SEQUENCER_267, 0x100 },
 434         { WM8996_WRITE_SEQUENCER_268, 0x2fff },
 435         { WM8996_WRITE_SEQUENCER_272, 0x2fff },
 436         { WM8996_WRITE_SEQUENCER_276, 0x2fff },
 437         { WM8996_WRITE_SEQUENCER_280, 0x2fff },
 438         { WM8996_WRITE_SEQUENCER_284, 0x2fff },
 439         { WM8996_WRITE_SEQUENCER_288, 0x2fff },
 440         { WM8996_WRITE_SEQUENCER_292, 0x2fff },
 441         { WM8996_WRITE_SEQUENCER_296, 0x2fff },
 442         { WM8996_WRITE_SEQUENCER_300, 0x2fff },
 443         { WM8996_WRITE_SEQUENCER_304, 0x2fff },
 444         { WM8996_WRITE_SEQUENCER_308, 0x2fff },
 445         { WM8996_WRITE_SEQUENCER_312, 0x2fff },
 446         { WM8996_WRITE_SEQUENCER_316, 0x2fff },
 447         { WM8996_WRITE_SEQUENCER_320, 0x61 },
 448         { WM8996_WRITE_SEQUENCER_322, 0x601 },
 449         { WM8996_WRITE_SEQUENCER_324, 0x50 },
 450         { WM8996_WRITE_SEQUENCER_326, 0x102 },
 451         { WM8996_WRITE_SEQUENCER_328, 0x1 },
 452         { WM8996_WRITE_SEQUENCER_330, 0x106 },
 453         { WM8996_WRITE_SEQUENCER_331, 0x100 },
 454         { WM8996_WRITE_SEQUENCER_332, 0x2fff },
 455         { WM8996_WRITE_SEQUENCER_336, 0x2fff },
 456         { WM8996_WRITE_SEQUENCER_340, 0x2fff },
 457         { WM8996_WRITE_SEQUENCER_344, 0x2fff },
 458         { WM8996_WRITE_SEQUENCER_348, 0x2fff },
 459         { WM8996_WRITE_SEQUENCER_352, 0x2fff },
 460         { WM8996_WRITE_SEQUENCER_356, 0x2fff },
 461         { WM8996_WRITE_SEQUENCER_360, 0x2fff },
 462         { WM8996_WRITE_SEQUENCER_364, 0x2fff },
 463         { WM8996_WRITE_SEQUENCER_368, 0x2fff },
 464         { WM8996_WRITE_SEQUENCER_372, 0x2fff },
 465         { WM8996_WRITE_SEQUENCER_376, 0x2fff },
 466         { WM8996_WRITE_SEQUENCER_380, 0x2fff },
 467         { WM8996_WRITE_SEQUENCER_384, 0x60 },
 468         { WM8996_WRITE_SEQUENCER_386, 0x601 },
 469         { WM8996_WRITE_SEQUENCER_388, 0x61 },
 470         { WM8996_WRITE_SEQUENCER_390, 0x601 },
 471         { WM8996_WRITE_SEQUENCER_392, 0x50 },
 472         { WM8996_WRITE_SEQUENCER_394, 0x300 },
 473         { WM8996_WRITE_SEQUENCER_396, 0x1 },
 474         { WM8996_WRITE_SEQUENCER_398, 0x304 },
 475         { WM8996_WRITE_SEQUENCER_400, 0x40 },
 476         { WM8996_WRITE_SEQUENCER_402, 0xf },
 477         { WM8996_WRITE_SEQUENCER_404, 0x1 },
 478         { WM8996_WRITE_SEQUENCER_407, 0x100 },
 479 };
 480
 481 static const DECLARE_TLV_DB_SCALE(inpga_tlv, 0, 100, 0);
 482 static const DECLARE_TLV_DB_SCALE(sidetone_tlv, -3600, 150, 0);
 483 static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);
 484 static const DECLARE_TLV_DB_SCALE(out_digital_tlv, -1200, 150, 0);
 485 static const DECLARE_TLV_DB_SCALE(out_tlv, -900, 75, 0);
 486 static const DECLARE_TLV_DB_SCALE(spk_tlv, -900, 150, 0);
 487 static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
 488 static const DECLARE_TLV_DB_SCALE(threedstereo_tlv, -1600, 183, 1);
 489
 490 static const char *sidetone_hpf_text[] = {
 491         "2.9kHz", "1.5kHz", "735Hz", "403Hz", "196Hz", "98Hz", "49Hz"
 492 };
 493
 494 static const struct soc_enum sidetone_hpf =
 495         SOC_ENUM_SINGLE(WM8996_SIDETONE, 7, 7, sidetone_hpf_text);
 496
 497 static const char *hpf_mode_text[] = {
 498         "HiFi", "Custom", "Voice"
 499 };
 500
 501 static const struct soc_enum dsp1tx_hpf_mode =
 502         SOC_ENUM_SINGLE(WM8996_DSP1_TX_FILTERS, 3, 3, hpf_mode_text);
 503
 504 static const struct soc_enum dsp2tx_hpf_mode =
 505         SOC_ENUM_SINGLE(WM8996_DSP2_TX_FILTERS, 3, 3, hpf_mode_text);
 506
 507 static const char *hpf_cutoff_text[] = {
 508         "50Hz", "75Hz", "100Hz", "150Hz", "200Hz", "300Hz", "400Hz"
 509 };
 510
 511 static const struct soc_enum dsp1tx_hpf_cutoff =
 512         SOC_ENUM_SINGLE(WM8996_DSP1_TX_FILTERS, 0, 7, hpf_cutoff_text);
 513
 514 static const struct soc_enum dsp2tx_hpf_cutoff =
 515         SOC_ENUM_SINGLE(WM8996_DSP2_TX_FILTERS, 0, 7, hpf_cutoff_text);
 516
 517 static void wm8996_set_retune_mobile(struct snd_soc_codec *codec, int block)
 518 {
 519         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 520         struct wm8996_pdata *pdata = &wm8996->pdata;
 521         int base, best, best_val, save, i, cfg, iface;
 522
 523         if (!wm8996->num_retune_mobile_texts)
 524                 return;
 525
 526         switch (block) {
 527         case 0:
 528                 base = WM8996_DSP1_RX_EQ_GAINS_1;
 529                 if (snd_soc_read(codec, WM8996_POWER_MANAGEMENT_8) &
 530                     WM8996_DSP1RX_SRC)
 531                         iface = 1;
 532                 else
 533                         iface = 0;
 534                 break;
 535         case 1:
 536                 base = WM8996_DSP1_RX_EQ_GAINS_2;
 537                 if (snd_soc_read(codec, WM8996_POWER_MANAGEMENT_8) &
 538                     WM8996_DSP2RX_SRC)
 539                         iface = 1;
 540                 else
 541                         iface = 0;
 542                 break;
 543         default:
 544                 return;
 545         }
 546
 547         /* Find the version of the currently selected configuration
 548          * with the nearest sample rate. */
 549         cfg = wm8996->retune_mobile_cfg[block];
 550         best = 0;
 551         best_val = INT_MAX;
 552         for (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {
 553                 if (strcmp(pdata->retune_mobile_cfgs[i].name,
 554                            wm8996->retune_mobile_texts[cfg]) == 0 &&
 555                     abs(pdata->retune_mobile_cfgs[i].rate
 556                         - wm8996->rx_rate[iface]) < best_val) {
 557                         best = i;
 558                         best_val = abs(pdata->retune_mobile_cfgs[i].rate
 559                                        - wm8996->rx_rate[iface]);
 560                 }
 561         }
 562
 563         dev_dbg(codec->dev, "ReTune Mobile %d %s/%dHz for %dHz sample rate\n",
 564                 block,
 565                 pdata->retune_mobile_cfgs[best].name,
 566                 pdata->retune_mobile_cfgs[best].rate,
 567                 wm8996->rx_rate[iface]);
 568
 569         /* The EQ will be disabled while reconfiguring it, remember the
 570          * current configuration.
 571          */
 572         save = snd_soc_read(codec, base);
 573         save &= WM8996_DSP1RX_EQ_ENA;
 574
 575         for (i = 0; i < ARRAY_SIZE(pdata->retune_mobile_cfgs[best].regs); i++)
 576                 snd_soc_update_bits(codec, base + i, 0xffff,
 577                                     pdata->retune_mobile_cfgs[best].regs[i]);
 578
 579         snd_soc_update_bits(codec, base, WM8996_DSP1RX_EQ_ENA, save);
 580 }
 581
 582 /* Icky as hell but saves code duplication */
 583 static int wm8996_get_retune_mobile_block(const char *name)
 584 {
 585         if (strcmp(name, "DSP1 EQ Mode") == 0)
 586                 return 0;
 587         if (strcmp(name, "DSP2 EQ Mode") == 0)
 588                 return 1;
 589         return -EINVAL;
 590 }
 591
 592 static int wm8996_put_retune_mobile_enum(struct snd_kcontrol *kcontrol,
 593                                          struct snd_ctl_elem_value *ucontrol)
 594 {
 595         struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
 596         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 597         struct wm8996_pdata *pdata = &wm8996->pdata;
 598         int block = wm8996_get_retune_mobile_block(kcontrol->id.name);
 599         int value = ucontrol->value.integer.value[0];
 600
 601         if (block < 0)
 602                 return block;
 603
 604         if (value >= pdata->num_retune_mobile_cfgs)
 605                 return -EINVAL;
 606
 607         wm8996->retune_mobile_cfg[block] = value;
 608
 609         wm8996_set_retune_mobile(codec, block);
 610
 611         return 0;
 612 }
 613
 614 static int wm8996_get_retune_mobile_enum(struct snd_kcontrol *kcontrol,
 615                                          struct snd_ctl_elem_value *ucontrol)
 616 {
 617         struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
 618         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 619         int block = wm8996_get_retune_mobile_block(kcontrol->id.name);
 620
 621         ucontrol->value.enumerated.item[0] = wm8996->retune_mobile_cfg[block];
 622
 623         return 0;
 624 }
 625
 626 static const struct snd_kcontrol_new wm8996_snd_controls[] = {
 627 SOC_DOUBLE_R_TLV("Capture Volume", WM8996_LEFT_LINE_INPUT_VOLUME,
 628                  WM8996_RIGHT_LINE_INPUT_VOLUME, 0, 31, 0, inpga_tlv),
 629 SOC_DOUBLE_R("Capture ZC Switch", WM8996_LEFT_LINE_INPUT_VOLUME,
 630              WM8996_RIGHT_LINE_INPUT_VOLUME, 5, 1, 0),
 631
 632 SOC_DOUBLE_TLV("DAC1 Sidetone Volume", WM8996_DAC1_MIXER_VOLUMES,
 633                0, 5, 24, 0, sidetone_tlv),
 634 SOC_DOUBLE_TLV("DAC2 Sidetone Volume", WM8996_DAC2_MIXER_VOLUMES,
 635                0, 5, 24, 0, sidetone_tlv),
 636 SOC_SINGLE("Sidetone LPF Switch", WM8996_SIDETONE, 12, 1, 0),
 637 SOC_ENUM("Sidetone HPF Cut-off", sidetone_hpf),
 638 SOC_SINGLE("Sidetone HPF Switch", WM8996_SIDETONE, 6, 1, 0),
 639
 640 SOC_DOUBLE_R_TLV("DSP1 Capture Volume", WM8996_DSP1_TX_LEFT_VOLUME,
 641                  WM8996_DSP1_TX_RIGHT_VOLUME, 1, 96, 0, digital_tlv),
 642 SOC_DOUBLE_R_TLV("DSP2 Capture Volume", WM8996_DSP2_TX_LEFT_VOLUME,
 643                  WM8996_DSP2_TX_RIGHT_VOLUME, 1, 96, 0, digital_tlv),
 644
 645 SOC_SINGLE("DSP1 Capture Notch Filter Switch", WM8996_DSP1_TX_FILTERS,
 646            13, 1, 0),
 647 SOC_DOUBLE("DSP1 Capture HPF Switch", WM8996_DSP1_TX_FILTERS, 12, 11, 1, 0),
 648 SOC_ENUM("DSP1 Capture HPF Mode", dsp1tx_hpf_mode),
 649 SOC_ENUM("DSP1 Capture HPF Cutoff", dsp1tx_hpf_cutoff),
 650
 651 SOC_SINGLE("DSP2 Capture Notch Filter Switch", WM8996_DSP2_TX_FILTERS,
 652            13, 1, 0),
 653 SOC_DOUBLE("DSP2 Capture HPF Switch", WM8996_DSP2_TX_FILTERS, 12, 11, 1, 0),
 654 SOC_ENUM("DSP2 Capture HPF Mode", dsp2tx_hpf_mode),
 655 SOC_ENUM("DSP2 Capture HPF Cutoff", dsp2tx_hpf_cutoff),
 656
 657 SOC_DOUBLE_R_TLV("DSP1 Playback Volume", WM8996_DSP1_RX_LEFT_VOLUME,
 658                  WM8996_DSP1_RX_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
 659 SOC_SINGLE("DSP1 Playback Switch", WM8996_DSP1_RX_FILTERS_1, 9, 1, 1),
 660
 661 SOC_DOUBLE_R_TLV("DSP2 Playback Volume", WM8996_DSP2_RX_LEFT_VOLUME,
 662                  WM8996_DSP2_RX_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
 663 SOC_SINGLE("DSP2 Playback Switch", WM8996_DSP2_RX_FILTERS_1, 9, 1, 1),
 664
 665 SOC_DOUBLE_R_TLV("DAC1 Volume", WM8996_DAC1_LEFT_VOLUME,
 666                  WM8996_DAC1_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
 667 SOC_DOUBLE_R("DAC1 Switch", WM8996_DAC1_LEFT_VOLUME,
 668              WM8996_DAC1_RIGHT_VOLUME, 9, 1, 1),
 669
 670 SOC_DOUBLE_R_TLV("DAC2 Volume", WM8996_DAC2_LEFT_VOLUME,
 671                  WM8996_DAC2_RIGHT_VOLUME, 1, 112, 0, digital_tlv),
 672 SOC_DOUBLE_R("DAC2 Switch", WM8996_DAC2_LEFT_VOLUME,
 673              WM8996_DAC2_RIGHT_VOLUME, 9, 1, 1),
 674
 675 SOC_SINGLE("Speaker High Performance Switch", WM8996_OVERSAMPLING, 3, 1, 0),
 676 SOC_SINGLE("DMIC High Performance Switch", WM8996_OVERSAMPLING, 2, 1, 0),
 677 SOC_SINGLE("ADC High Performance Switch", WM8996_OVERSAMPLING, 1, 1, 0),
 678 SOC_SINGLE("DAC High Performance Switch", WM8996_OVERSAMPLING, 0, 1, 0),
 679
 680 SOC_SINGLE("DAC Soft Mute Switch", WM8996_DAC_SOFTMUTE, 1, 1, 0),
 681 SOC_SINGLE("DAC Slow Soft Mute Switch", WM8996_DAC_SOFTMUTE, 0, 1, 0),
 682
 683 SOC_SINGLE("DSP1 3D Stereo Switch", WM8996_DSP1_RX_FILTERS_2, 8, 1, 0),
 684 SOC_SINGLE("DSP2 3D Stereo Switch", WM8996_DSP2_RX_FILTERS_2, 8, 1, 0),
 685
 686 SOC_SINGLE_TLV("DSP1 3D Stereo Volume", WM8996_DSP1_RX_FILTERS_2, 10, 15,
 687                 0, threedstereo_tlv),
 688 SOC_SINGLE_TLV("DSP2 3D Stereo Volume", WM8996_DSP2_RX_FILTERS_2, 10, 15,
 689                 0, threedstereo_tlv),
 690
 691 SOC_DOUBLE_TLV("Digital Output 1 Volume", WM8996_DAC1_HPOUT1_VOLUME, 0, 4,
 692                8, 0, out_digital_tlv),
 693 SOC_DOUBLE_TLV("Digital Output 2 Volume", WM8996_DAC2_HPOUT2_VOLUME, 0, 4,
 694                8, 0, out_digital_tlv),
 695
 696 SOC_DOUBLE_R_TLV("Output 1 Volume", WM8996_OUTPUT1_LEFT_VOLUME,
 697                  WM8996_OUTPUT1_RIGHT_VOLUME, 0, 12, 0, out_tlv),
 698 SOC_DOUBLE_R("Output 1 ZC Switch",  WM8996_OUTPUT1_LEFT_VOLUME,
 699              WM8996_OUTPUT1_RIGHT_VOLUME, 7, 1, 0),
 700
 701 SOC_DOUBLE_R_TLV("Output 2 Volume", WM8996_OUTPUT2_LEFT_VOLUME,
 702                  WM8996_OUTPUT2_RIGHT_VOLUME, 0, 12, 0, out_tlv),
 703 SOC_DOUBLE_R("Output 2 ZC Switch",  WM8996_OUTPUT2_LEFT_VOLUME,
 704              WM8996_OUTPUT2_RIGHT_VOLUME, 7, 1, 0),
 705
 706 SOC_DOUBLE_TLV("Speaker Volume", WM8996_PDM_SPEAKER_VOLUME, 0, 4, 8, 0,
 707                spk_tlv),
 708 SOC_DOUBLE_R("Speaker Switch", WM8996_LEFT_PDM_SPEAKER,
 709              WM8996_RIGHT_PDM_SPEAKER, 3, 1, 1),
 710 SOC_DOUBLE_R("Speaker ZC Switch", WM8996_LEFT_PDM_SPEAKER,
 711              WM8996_RIGHT_PDM_SPEAKER, 2, 1, 0),
 712
 713 SOC_SINGLE("DSP1 EQ Switch", WM8996_DSP1_RX_EQ_GAINS_1, 0, 1, 0),
 714 SOC_SINGLE("DSP2 EQ Switch", WM8996_DSP2_RX_EQ_GAINS_1, 0, 1, 0),
 715
 716 SOC_SINGLE("DSP1 DRC TXL Switch", WM8996_DSP1_DRC_1, 0, 1, 0),
 717 SOC_SINGLE("DSP1 DRC TXR Switch", WM8996_DSP1_DRC_1, 1, 1, 0),
 718 SOC_SINGLE("DSP1 DRC RX Switch", WM8996_DSP1_DRC_1, 2, 1, 0),
 719
 720 SOC_SINGLE("DSP2 DRC TXL Switch", WM8996_DSP2_DRC_1, 0, 1, 0),
 721 SOC_SINGLE("DSP2 DRC TXR Switch", WM8996_DSP2_DRC_1, 1, 1, 0),
 722 SOC_SINGLE("DSP2 DRC RX Switch", WM8996_DSP2_DRC_1, 2, 1, 0),
 723 };
 724
 725 static const struct snd_kcontrol_new wm8996_eq_controls[] = {
 726 SOC_SINGLE_TLV("DSP1 EQ B1 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 11, 31, 0,
 727                eq_tlv),
 728 SOC_SINGLE_TLV("DSP1 EQ B2 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 6, 31, 0,
 729                eq_tlv),
 730 SOC_SINGLE_TLV("DSP1 EQ B3 Volume", WM8996_DSP1_RX_EQ_GAINS_1, 1, 31, 0,
 731                eq_tlv),
 732 SOC_SINGLE_TLV("DSP1 EQ B4 Volume", WM8996_DSP1_RX_EQ_GAINS_2, 11, 31, 0,
 733                eq_tlv),
 734 SOC_SINGLE_TLV("DSP1 EQ B5 Volume", WM8996_DSP1_RX_EQ_GAINS_2, 6, 31, 0,
 735                eq_tlv),
 736
 737 SOC_SINGLE_TLV("DSP2 EQ B1 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 11, 31, 0,
 738                eq_tlv),
 739 SOC_SINGLE_TLV("DSP2 EQ B2 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 6, 31, 0,
 740                eq_tlv),
 741 SOC_SINGLE_TLV("DSP2 EQ B3 Volume", WM8996_DSP2_RX_EQ_GAINS_1, 1, 31, 0,
 742                eq_tlv),
 743 SOC_SINGLE_TLV("DSP2 EQ B4 Volume", WM8996_DSP2_RX_EQ_GAINS_2, 11, 31, 0,
 744                eq_tlv),
 745 SOC_SINGLE_TLV("DSP2 EQ B5 Volume", WM8996_DSP2_RX_EQ_GAINS_2, 6, 31, 0,
 746                eq_tlv),
 747 };
 748
 749 static void wm8996_bg_enable(struct snd_soc_codec *codec)
 750 {
 751         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 752
 753         wm8996->bg_ena++;
 754         if (wm8996->bg_ena == 1) {
 755                 snd_soc_update_bits(codec, WM8996_POWER_MANAGEMENT_1,
 756                                     WM8996_BG_ENA, WM8996_BG_ENA);
 757                 msleep(2);
 758         }
 759 }
 760
 761 static void wm8996_bg_disable(struct snd_soc_codec *codec)
 762 {
 763         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 764
 765         wm8996->bg_ena--;
 766         if (!wm8996->bg_ena)
 767                 snd_soc_update_bits(codec, WM8996_POWER_MANAGEMENT_1,
 768                                     WM8996_BG_ENA, 0);
 769 }
 770
 771 static int bg_event(struct snd_soc_dapm_widget *w,
 772                     struct snd_kcontrol *kcontrol, int event)
 773 {
 774         struct snd_soc_codec *codec = w->codec;
 775         int ret = 0;
 776
 777         switch (event) {
 778         case SND_SOC_DAPM_PRE_PMU:
 779                 wm8996_bg_enable(codec);
 780                 break;
 781         case SND_SOC_DAPM_POST_PMD:
 782                 wm8996_bg_disable(codec);
 783                 break;
 784         default:
 785                 BUG();
 786                 ret = -EINVAL;
 787         }
 788
 789         return ret;
 790 }
 791
 792 static int cp_event(struct snd_soc_dapm_widget *w,
 793                     struct snd_kcontrol *kcontrol, int event)
 794 {
 795         struct snd_soc_codec *codec = w->codec;
 796         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 797         int ret = 0;
 798
 799         switch (event) {
 800         case SND_SOC_DAPM_PRE_PMU:
 801                 ret = regulator_enable(wm8996->cpvdd);
 802                 if (ret != 0)
 803                         dev_err(codec->dev, "Failed to enable CPVDD: %d\n",
 804                                 ret);
 805                 break;
 806         case SND_SOC_DAPM_POST_PMU:
 807                 msleep(5);
 808                 break;
 809         case SND_SOC_DAPM_POST_PMD:
 810                 regulator_disable_deferred(wm8996->cpvdd, 20);
 811                 break;
 812         default:
 813                 BUG();
 814                 ret = -EINVAL;
 815         }
 816
 817         return ret;
 818 }
 819
 820 static int rmv_short_event(struct snd_soc_dapm_widget *w,
 821                            struct snd_kcontrol *kcontrol, int event)
 822 {
 823         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(w->codec);
 824
 825         /* Record which outputs we enabled */
 826         switch (event) {
 827         case SND_SOC_DAPM_PRE_PMD:
 828                 wm8996->hpout_pending &= ~w->shift;
 829                 break;
 830         case SND_SOC_DAPM_PRE_PMU:
 831                 wm8996->hpout_pending |= w->shift;
 832                 break;
 833         default:
 834                 BUG();
 835                 return -EINVAL;
 836         }
 837
 838         return 0;
 839 }
 840
 841 static void wait_for_dc_servo(struct snd_soc_codec *codec, u16 mask)
 842 {
 843         struct i2c_client *i2c = to_i2c_client(codec->dev);
 844         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 845         int ret;
 846         unsigned long timeout = 200;
 847
 848         snd_soc_write(codec, WM8996_DC_SERVO_2, mask);
 849
 850         /* Use the interrupt if possible */
 851         do {
 852                 if (i2c->irq) {
 853                         timeout = wait_for_completion_timeout(&wm8996->dcs_done,
 854                                                               msecs_to_jiffies(200));
 855                         if (timeout == 0)
 856                                 dev_err(codec->dev, "DC servo timed out\n");
 857
 858                 } else {
 859                         msleep(1);
 860                         timeout--;
 861                 }
 862
 863                 ret = snd_soc_read(codec, WM8996_DC_SERVO_2);
 864                 dev_dbg(codec->dev, "DC servo state: %x\n", ret);
 865         } while (timeout && ret & mask);
 866
 867         if (timeout == 0)
 868                 dev_err(codec->dev, "DC servo timed out for %x\n", mask);
 869         else
 870                 dev_dbg(codec->dev, "DC servo complete for %x\n", mask);
 871 }
 872
 873 static void wm8996_seq_notifier(struct snd_soc_dapm_context *dapm,
 874                                 enum snd_soc_dapm_type event, int subseq)
 875 {
 876         struct snd_soc_codec *codec = container_of(dapm,
 877                                                    struct snd_soc_codec, dapm);
 878         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
 879         u16 val, mask;
 880
 881         /* Complete any pending DC servo starts */
 882         if (wm8996->dcs_pending) {
 883                 dev_dbg(codec->dev, "Starting DC servo for %x\n",
 884                         wm8996->dcs_pending);
 885
 886                 /* Trigger a startup sequence */
 887                 wait_for_dc_servo(codec, wm8996->dcs_pending
 888                                          << WM8996_DCS_TRIG_STARTUP_0_SHIFT);
 889
 890                 wm8996->dcs_pending = 0;
 891         }
 892
 893         if (wm8996->hpout_pending != wm8996->hpout_ena) {
 894                 dev_dbg(codec->dev, "Applying RMV_SHORTs %x->%x\n",
 895                         wm8996->hpout_ena, wm8996->hpout_pending);
 896
 897                 val = 0;
 898                 mask = 0;
 899                 if (wm8996->hpout_pending & HPOUT1L) {
 900                         val |= WM8996_HPOUT1L_RMV_SHORT;
 901                         mask |= WM8996_HPOUT1L_RMV_SHORT;
 902                 } else {
 903                         mask |= WM8996_HPOUT1L_RMV_SHORT |
 904                                 WM8996_HPOUT1L_OUTP |
 905                                 WM8996_HPOUT1L_DLY;
 906                 }
 907
 908                 if (wm8996->hpout_pending & HPOUT1R) {
 909                         val |= WM8996_HPOUT1R_RMV_SHORT;
 910                         mask |= WM8996_HPOUT1R_RMV_SHORT;
 911                 } else {
 912                         mask |= WM8996_HPOUT1R_RMV_SHORT |
 913                                 WM8996_HPOUT1R_OUTP |
 914                                 WM8996_HPOUT1R_DLY;
 915                 }
 916
 917                 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1, mask, val);
 918
 919                 val = 0;
 920                 mask = 0;
 921                 if (wm8996->hpout_pending & HPOUT2L) {
 922                         val |= WM8996_HPOUT2L_RMV_SHORT;
 923                         mask |= WM8996_HPOUT2L_RMV_SHORT;
 924                 } else {
 925                         mask |= WM8996_HPOUT2L_RMV_SHORT |
 926                                 WM8996_HPOUT2L_OUTP |
 927                                 WM8996_HPOUT2L_DLY;
 928                 }
 929
 930                 if (wm8996->hpout_pending & HPOUT2R) {
 931                         val |= WM8996_HPOUT2R_RMV_SHORT;
 932                         mask |= WM8996_HPOUT2R_RMV_SHORT;
 933                 } else {
 934                         mask |= WM8996_HPOUT2R_RMV_SHORT |
 935                                 WM8996_HPOUT2R_OUTP |
 936                                 WM8996_HPOUT2R_DLY;
 937                 }
 938
 939                 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_2, mask, val);
 940
 941                 wm8996->hpout_ena = wm8996->hpout_pending;
 942         }
 943 }
 944
 945 static int dcs_start(struct snd_soc_dapm_widget *w,
 946                      struct snd_kcontrol *kcontrol, int event)
 947 {
 948         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(w->codec);
 949
 950         switch (event) {
 951         case SND_SOC_DAPM_POST_PMU:
 952                 wm8996->dcs_pending |= 1 << w->shift;
 953                 break;
 954         default:
 955                 BUG();
 956                 return -EINVAL;
 957         }
 958
 959         return 0;
 960 }
 961
 962 static const char *sidetone_text[] = {
 963         "IN1", "IN2",
 964 };
 965
 966 static const struct soc_enum left_sidetone_enum =
 967         SOC_ENUM_SINGLE(WM8996_SIDETONE, 0, 2, sidetone_text);
 968
 969 static const struct snd_kcontrol_new left_sidetone =
 970         SOC_DAPM_ENUM("Left Sidetone", left_sidetone_enum);
 971
 972 static const struct soc_enum right_sidetone_enum =
 973         SOC_ENUM_SINGLE(WM8996_SIDETONE, 1, 2, sidetone_text);
 974
 975 static const struct snd_kcontrol_new right_sidetone =
 976         SOC_DAPM_ENUM("Right Sidetone", right_sidetone_enum);
 977
 978 static const char *spk_text[] = {
 979         "DAC1L", "DAC1R", "DAC2L", "DAC2R"
 980 };
 981
 982 static const struct soc_enum spkl_enum =
 983         SOC_ENUM_SINGLE(WM8996_LEFT_PDM_SPEAKER, 0, 4, spk_text);
 984
 985 static const struct snd_kcontrol_new spkl_mux =
 986         SOC_DAPM_ENUM("SPKL", spkl_enum);
 987
 988 static const struct soc_enum spkr_enum =
 989         SOC_ENUM_SINGLE(WM8996_RIGHT_PDM_SPEAKER, 0, 4, spk_text);
 990
 991 static const struct snd_kcontrol_new spkr_mux =
 992         SOC_DAPM_ENUM("SPKR", spkr_enum);
 993
 994 static const char *dsp1rx_text[] = {
 995         "AIF1", "AIF2"
 996 };
 997
 998 static const struct soc_enum dsp1rx_enum =
 999         SOC_ENUM_SINGLE(WM8996_POWER_MANAGEMENT_8, 0, 2, dsp1rx_text);
1000
1001 static const struct snd_kcontrol_new dsp1rx =
1002         SOC_DAPM_ENUM("DSP1RX", dsp1rx_enum);
1003
1004 static const char *dsp2rx_text[] = {
1005          "AIF2", "AIF1"
1006 };
1007
1008 static const struct soc_enum dsp2rx_enum =
1009         SOC_ENUM_SINGLE(WM8996_POWER_MANAGEMENT_8, 4, 2, dsp2rx_text);
1010
1011 static const struct snd_kcontrol_new dsp2rx =
1012         SOC_DAPM_ENUM("DSP2RX", dsp2rx_enum);
1013
1014 static const char *aif2tx_text[] = {
1015         "DSP2", "DSP1", "AIF1"
1016 };
1017
1018 static const struct soc_enum aif2tx_enum =
1019         SOC_ENUM_SINGLE(WM8996_POWER_MANAGEMENT_8, 6, 3, aif2tx_text);
1020
1021 static const struct snd_kcontrol_new aif2tx =
1022         SOC_DAPM_ENUM("AIF2TX", aif2tx_enum);
1023
1024 static const char *inmux_text[] = {
1025         "ADC", "DMIC1", "DMIC2"
1026 };
1027
1028 static const struct soc_enum in1_enum =
1029         SOC_ENUM_SINGLE(WM8996_POWER_MANAGEMENT_7, 0, 3, inmux_text);
1030
1031 static const struct snd_kcontrol_new in1_mux =
1032         SOC_DAPM_ENUM("IN1 Mux", in1_enum);
1033
1034 static const struct soc_enum in2_enum =
1035         SOC_ENUM_SINGLE(WM8996_POWER_MANAGEMENT_7, 4, 3, inmux_text);
1036
1037 static const struct snd_kcontrol_new in2_mux =
1038         SOC_DAPM_ENUM("IN2 Mux", in2_enum);
1039
1040 static const struct snd_kcontrol_new dac2r_mix[] = {
1041 SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING,
1042                 5, 1, 0),
1043 SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING,
1044                 4, 1, 0),
1045 SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING, 1, 1, 0),
1046 SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC2_RIGHT_MIXER_ROUTING, 0, 1, 0),
1047 };
1048
1049 static const struct snd_kcontrol_new dac2l_mix[] = {
1050 SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC2_LEFT_MIXER_ROUTING,
1051                 5, 1, 0),
1052 SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC2_LEFT_MIXER_ROUTING,
1053                 4, 1, 0),
1054 SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC2_LEFT_MIXER_ROUTING, 1, 1, 0),
1055 SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC2_LEFT_MIXER_ROUTING, 0, 1, 0),
1056 };
1057
1058 static const struct snd_kcontrol_new dac1r_mix[] = {
1059 SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING,
1060                 5, 1, 0),
1061 SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING,
1062                 4, 1, 0),
1063 SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING, 1, 1, 0),
1064 SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC1_RIGHT_MIXER_ROUTING, 0, 1, 0),
1065 };
1066
1067 static const struct snd_kcontrol_new dac1l_mix[] = {
1068 SOC_DAPM_SINGLE("Right Sidetone Switch", WM8996_DAC1_LEFT_MIXER_ROUTING,
1069                 5, 1, 0),
1070 SOC_DAPM_SINGLE("Left Sidetone Switch", WM8996_DAC1_LEFT_MIXER_ROUTING,
1071                 4, 1, 0),
1072 SOC_DAPM_SINGLE("DSP2 Switch", WM8996_DAC1_LEFT_MIXER_ROUTING, 1, 1, 0),
1073 SOC_DAPM_SINGLE("DSP1 Switch", WM8996_DAC1_LEFT_MIXER_ROUTING, 0, 1, 0),
1074 };
1075
1076 static const struct snd_kcontrol_new dsp1txl[] = {
1077 SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP1_TX_LEFT_MIXER_ROUTING,
1078                 1, 1, 0),
1079 SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP1_TX_LEFT_MIXER_ROUTING,
1080                 0, 1, 0),
1081 };
1082
1083 static const struct snd_kcontrol_new dsp1txr[] = {
1084 SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP1_TX_RIGHT_MIXER_ROUTING,
1085                 1, 1, 0),
1086 SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP1_TX_RIGHT_MIXER_ROUTING,
1087                 0, 1, 0),
1088 };
1089
1090 static const struct snd_kcontrol_new dsp2txl[] = {
1091 SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP2_TX_LEFT_MIXER_ROUTING,
1092                 1, 1, 0),
1093 SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP2_TX_LEFT_MIXER_ROUTING,
1094                 0, 1, 0),
1095 };
1096
1097 static const struct snd_kcontrol_new dsp2txr[] = {
1098 SOC_DAPM_SINGLE("IN1 Switch", WM8996_DSP2_TX_RIGHT_MIXER_ROUTING,
1099                 1, 1, 0),
1100 SOC_DAPM_SINGLE("DAC Switch", WM8996_DSP2_TX_RIGHT_MIXER_ROUTING,
1101                 0, 1, 0),
1102 };
1103
1104
1105 static const struct snd_soc_dapm_widget wm8996_dapm_widgets[] = {
1106 SND_SOC_DAPM_INPUT("IN1LN"),
1107 SND_SOC_DAPM_INPUT("IN1LP"),
1108 SND_SOC_DAPM_INPUT("IN1RN"),
1109 SND_SOC_DAPM_INPUT("IN1RP"),
1110
1111 SND_SOC_DAPM_INPUT("IN2LN"),
1112 SND_SOC_DAPM_INPUT("IN2LP"),
1113 SND_SOC_DAPM_INPUT("IN2RN"),
1114 SND_SOC_DAPM_INPUT("IN2RP"),
1115
1116 SND_SOC_DAPM_INPUT("DMIC1DAT"),
1117 SND_SOC_DAPM_INPUT("DMIC2DAT"),
1118
1119 SND_SOC_DAPM_SUPPLY_S("SYSCLK", 1, WM8996_AIF_CLOCKING_1, 0, 0, NULL, 0),
1120 SND_SOC_DAPM_SUPPLY_S("SYSDSPCLK", 2, WM8996_CLOCKING_1, 1, 0, NULL, 0),
1121 SND_SOC_DAPM_SUPPLY_S("AIFCLK", 2, WM8996_CLOCKING_1, 2, 0, NULL, 0),
1122 SND_SOC_DAPM_SUPPLY_S("Charge Pump", 2, WM8996_CHARGE_PUMP_1, 15, 0, cp_event,
1123                       SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
1124 SND_SOC_DAPM_SUPPLY("Bandgap", SND_SOC_NOPM, 0, 0, bg_event,
1125                     SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
1126 SND_SOC_DAPM_SUPPLY("LDO2", WM8996_POWER_MANAGEMENT_2, 1, 0, NULL, 0),
1127 SND_SOC_DAPM_SUPPLY("MICB1 Audio", WM8996_MICBIAS_1, 4, 1, NULL, 0),
1128 SND_SOC_DAPM_SUPPLY("MICB2 Audio", WM8996_MICBIAS_2, 4, 1, NULL, 0),
1129 SND_SOC_DAPM_MICBIAS("MICB2", WM8996_POWER_MANAGEMENT_1, 9, 0),
1130 SND_SOC_DAPM_MICBIAS("MICB1", WM8996_POWER_MANAGEMENT_1, 8, 0),
1131
1132 SND_SOC_DAPM_PGA("IN1L PGA", WM8996_POWER_MANAGEMENT_2, 5, 0, NULL, 0),
1133 SND_SOC_DAPM_PGA("IN1R PGA", WM8996_POWER_MANAGEMENT_2, 4, 0, NULL, 0),
1134
1135 SND_SOC_DAPM_MUX("IN1L Mux", WM8996_POWER_MANAGEMENT_7, 2, 0, &in1_mux),
1136 SND_SOC_DAPM_MUX("IN1R Mux", WM8996_POWER_MANAGEMENT_7, 3, 0, &in1_mux),
1137 SND_SOC_DAPM_MUX("IN2L Mux", WM8996_POWER_MANAGEMENT_7, 6, 0, &in2_mux),
1138 SND_SOC_DAPM_MUX("IN2R Mux", WM8996_POWER_MANAGEMENT_7, 7, 0, &in2_mux),
1139
1140 SND_SOC_DAPM_SUPPLY("DMIC2", WM8996_POWER_MANAGEMENT_7, 9, 0, NULL, 0),
1141 SND_SOC_DAPM_SUPPLY("DMIC1", WM8996_POWER_MANAGEMENT_7, 8, 0, NULL, 0),
1142
1143 SND_SOC_DAPM_ADC("DMIC2L", NULL, WM8996_POWER_MANAGEMENT_3, 5, 0),
1144 SND_SOC_DAPM_ADC("DMIC2R", NULL, WM8996_POWER_MANAGEMENT_3, 4, 0),
1145 SND_SOC_DAPM_ADC("DMIC1L", NULL, WM8996_POWER_MANAGEMENT_3, 3, 0),
1146 SND_SOC_DAPM_ADC("DMIC1R", NULL, WM8996_POWER_MANAGEMENT_3, 2, 0),
1147
1148 SND_SOC_DAPM_ADC("ADCL", NULL, WM8996_POWER_MANAGEMENT_3, 1, 0),
1149 SND_SOC_DAPM_ADC("ADCR", NULL, WM8996_POWER_MANAGEMENT_3, 0, 0),
1150
1151 SND_SOC_DAPM_MUX("Left Sidetone", SND_SOC_NOPM, 0, 0, &left_sidetone),
1152 SND_SOC_DAPM_MUX("Right Sidetone", SND_SOC_NOPM, 0, 0, &right_sidetone),
1153
1154 SND_SOC_DAPM_AIF_IN("DSP2RXL", NULL, 0, WM8996_POWER_MANAGEMENT_3, 11, 0),
1155 SND_SOC_DAPM_AIF_IN("DSP2RXR", NULL, 1, WM8996_POWER_MANAGEMENT_3, 10, 0),
1156 SND_SOC_DAPM_AIF_IN("DSP1RXL", NULL, 0, WM8996_POWER_MANAGEMENT_3, 9, 0),
1157 SND_SOC_DAPM_AIF_IN("DSP1RXR", NULL, 1, WM8996_POWER_MANAGEMENT_3, 8, 0),
1158
1159 SND_SOC_DAPM_MIXER("DSP2TXL", WM8996_POWER_MANAGEMENT_5, 11, 0,
1160                    dsp2txl, ARRAY_SIZE(dsp2txl)),
1161 SND_SOC_DAPM_MIXER("DSP2TXR", WM8996_POWER_MANAGEMENT_5, 10, 0,
1162                    dsp2txr, ARRAY_SIZE(dsp2txr)),
1163 SND_SOC_DAPM_MIXER("DSP1TXL", WM8996_POWER_MANAGEMENT_5, 9, 0,
1164                    dsp1txl, ARRAY_SIZE(dsp1txl)),
1165 SND_SOC_DAPM_MIXER("DSP1TXR", WM8996_POWER_MANAGEMENT_5, 8, 0,
1166                    dsp1txr, ARRAY_SIZE(dsp1txr)),
1167
1168 SND_SOC_DAPM_MIXER("DAC2L Mixer", SND_SOC_NOPM, 0, 0,
1169                    dac2l_mix, ARRAY_SIZE(dac2l_mix)),
1170 SND_SOC_DAPM_MIXER("DAC2R Mixer", SND_SOC_NOPM, 0, 0,
1171                    dac2r_mix, ARRAY_SIZE(dac2r_mix)),
1172 SND_SOC_DAPM_MIXER("DAC1L Mixer", SND_SOC_NOPM, 0, 0,
1173                    dac1l_mix, ARRAY_SIZE(dac1l_mix)),
1174 SND_SOC_DAPM_MIXER("DAC1R Mixer", SND_SOC_NOPM, 0, 0,
1175                    dac1r_mix, ARRAY_SIZE(dac1r_mix)),
1176
1177 SND_SOC_DAPM_DAC("DAC2L", NULL, WM8996_POWER_MANAGEMENT_5, 3, 0),
1178 SND_SOC_DAPM_DAC("DAC2R", NULL, WM8996_POWER_MANAGEMENT_5, 2, 0),
1179 SND_SOC_DAPM_DAC("DAC1L", NULL, WM8996_POWER_MANAGEMENT_5, 1, 0),
1180 SND_SOC_DAPM_DAC("DAC1R", NULL, WM8996_POWER_MANAGEMENT_5, 0, 0),
1181
1182 SND_SOC_DAPM_AIF_IN("AIF2RX1", "AIF2 Playback", 0,
1183                     WM8996_POWER_MANAGEMENT_4, 9, 0),
1184 SND_SOC_DAPM_AIF_IN("AIF2RX0", "AIF2 Playback", 1,
1185                     WM8996_POWER_MANAGEMENT_4, 8, 0),
1186
1187 SND_SOC_DAPM_AIF_OUT("AIF2TX1", "AIF2 Capture", 0,
1188                     WM8996_POWER_MANAGEMENT_6, 9, 0),
1189 SND_SOC_DAPM_AIF_OUT("AIF2TX0", "AIF2 Capture", 1,
1190                     WM8996_POWER_MANAGEMENT_6, 8, 0),
1191
1192 SND_SOC_DAPM_AIF_IN("AIF1RX5", "AIF1 Playback", 5,
1193                     WM8996_POWER_MANAGEMENT_4, 5, 0),
1194 SND_SOC_DAPM_AIF_IN("AIF1RX4", "AIF1 Playback", 4,
1195                     WM8996_POWER_MANAGEMENT_4, 4, 0),
1196 SND_SOC_DAPM_AIF_IN("AIF1RX3", "AIF1 Playback", 3,
1197                     WM8996_POWER_MANAGEMENT_4, 3, 0),
1198 SND_SOC_DAPM_AIF_IN("AIF1RX2", "AIF1 Playback", 2,
1199                     WM8996_POWER_MANAGEMENT_4, 2, 0),
1200 SND_SOC_DAPM_AIF_IN("AIF1RX1", "AIF1 Playback", 1,
1201                     WM8996_POWER_MANAGEMENT_4, 1, 0),
1202 SND_SOC_DAPM_AIF_IN("AIF1RX0", "AIF1 Playback", 0,
1203                     WM8996_POWER_MANAGEMENT_4, 0, 0),
1204
1205 SND_SOC_DAPM_AIF_OUT("AIF1TX5", "AIF1 Capture", 5,
1206                      WM8996_POWER_MANAGEMENT_6, 5, 0),
1207 SND_SOC_DAPM_AIF_OUT("AIF1TX4", "AIF1 Capture", 4,
1208                      WM8996_POWER_MANAGEMENT_6, 4, 0),
1209 SND_SOC_DAPM_AIF_OUT("AIF1TX3", "AIF1 Capture", 3,
1210                      WM8996_POWER_MANAGEMENT_6, 3, 0),
1211 SND_SOC_DAPM_AIF_OUT("AIF1TX2", "AIF1 Capture", 2,
1212                      WM8996_POWER_MANAGEMENT_6, 2, 0),
1213 SND_SOC_DAPM_AIF_OUT("AIF1TX1", "AIF1 Capture", 1,
1214                      WM8996_POWER_MANAGEMENT_6, 1, 0),
1215 SND_SOC_DAPM_AIF_OUT("AIF1TX0", "AIF1 Capture", 0,
1216                      WM8996_POWER_MANAGEMENT_6, 0, 0),
1217
1218 /* We route as stereo pairs so define some dummy widgets to squash
1219  * things down for now.  RXA = 0,1, RXB = 2,3 and so on */
1220 SND_SOC_DAPM_PGA("AIF1RXA", SND_SOC_NOPM, 0, 0, NULL, 0),
1221 SND_SOC_DAPM_PGA("AIF1RXB", SND_SOC_NOPM, 0, 0, NULL, 0),
1222 SND_SOC_DAPM_PGA("AIF1RXC", SND_SOC_NOPM, 0, 0, NULL, 0),
1223 SND_SOC_DAPM_PGA("AIF2RX", SND_SOC_NOPM, 0, 0, NULL, 0),
1224 SND_SOC_DAPM_PGA("DSP2TX", SND_SOC_NOPM, 0, 0, NULL, 0),
1225
1226 SND_SOC_DAPM_MUX("DSP1RX", SND_SOC_NOPM, 0, 0, &dsp1rx),
1227 SND_SOC_DAPM_MUX("DSP2RX", SND_SOC_NOPM, 0, 0, &dsp2rx),
1228 SND_SOC_DAPM_MUX("AIF2TX", SND_SOC_NOPM, 0, 0, &aif2tx),
1229
1230 SND_SOC_DAPM_MUX("SPKL", SND_SOC_NOPM, 0, 0, &spkl_mux),
1231 SND_SOC_DAPM_MUX("SPKR", SND_SOC_NOPM, 0, 0, &spkr_mux),
1232 SND_SOC_DAPM_PGA("SPKL PGA", WM8996_LEFT_PDM_SPEAKER, 4, 0, NULL, 0),
1233 SND_SOC_DAPM_PGA("SPKR PGA", WM8996_RIGHT_PDM_SPEAKER, 4, 0, NULL, 0),
1234
1235 SND_SOC_DAPM_PGA_S("HPOUT2L PGA", 0, WM8996_POWER_MANAGEMENT_1, 7, 0, NULL, 0),
1236 SND_SOC_DAPM_PGA_S("HPOUT2L_DLY", 1, WM8996_ANALOGUE_HP_2, 5, 0, NULL, 0),
1237 SND_SOC_DAPM_PGA_S("HPOUT2L_DCS", 2, WM8996_DC_SERVO_1, 2, 0, dcs_start,
1238                    SND_SOC_DAPM_POST_PMU),
1239 SND_SOC_DAPM_PGA_S("HPOUT2L_OUTP", 3, WM8996_ANALOGUE_HP_2, 6, 0, NULL, 0),
1240 SND_SOC_DAPM_PGA_S("HPOUT2L_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT2L, 0,
1241                    rmv_short_event,
1242                    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1243
1244 SND_SOC_DAPM_PGA_S("HPOUT2R PGA", 0, WM8996_POWER_MANAGEMENT_1, 6, 0,NULL, 0),
1245 SND_SOC_DAPM_PGA_S("HPOUT2R_DLY", 1, WM8996_ANALOGUE_HP_2, 1, 0, NULL, 0),
1246 SND_SOC_DAPM_PGA_S("HPOUT2R_DCS", 2, WM8996_DC_SERVO_1, 3, 0, dcs_start,
1247                    SND_SOC_DAPM_POST_PMU),
1248 SND_SOC_DAPM_PGA_S("HPOUT2R_OUTP", 3, WM8996_ANALOGUE_HP_2, 2, 0, NULL, 0),
1249 SND_SOC_DAPM_PGA_S("HPOUT2R_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT2R, 0,
1250                    rmv_short_event,
1251                    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1252
1253 SND_SOC_DAPM_PGA_S("HPOUT1L PGA", 0, WM8996_POWER_MANAGEMENT_1, 5, 0, NULL, 0),
1254 SND_SOC_DAPM_PGA_S("HPOUT1L_DLY", 1, WM8996_ANALOGUE_HP_1, 5, 0, NULL, 0),
1255 SND_SOC_DAPM_PGA_S("HPOUT1L_DCS", 2, WM8996_DC_SERVO_1, 0, 0, dcs_start,
1256                    SND_SOC_DAPM_POST_PMU),
1257 SND_SOC_DAPM_PGA_S("HPOUT1L_OUTP", 3, WM8996_ANALOGUE_HP_1, 6, 0, NULL, 0),
1258 SND_SOC_DAPM_PGA_S("HPOUT1L_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT1L, 0,
1259                    rmv_short_event,
1260                    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1261
1262 SND_SOC_DAPM_PGA_S("HPOUT1R PGA", 0, WM8996_POWER_MANAGEMENT_1, 4, 0, NULL, 0),
1263 SND_SOC_DAPM_PGA_S("HPOUT1R_DLY", 1, WM8996_ANALOGUE_HP_1, 1, 0, NULL, 0),
1264 SND_SOC_DAPM_PGA_S("HPOUT1R_DCS", 2, WM8996_DC_SERVO_1, 1, 0, dcs_start,
1265                    SND_SOC_DAPM_POST_PMU),
1266 SND_SOC_DAPM_PGA_S("HPOUT1R_OUTP", 3, WM8996_ANALOGUE_HP_1, 2, 0, NULL, 0),
1267 SND_SOC_DAPM_PGA_S("HPOUT1R_RMV_SHORT", 3, SND_SOC_NOPM, HPOUT1R, 0,
1268                    rmv_short_event,
1269                    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
1270
1271 SND_SOC_DAPM_OUTPUT("HPOUT1L"),
1272 SND_SOC_DAPM_OUTPUT("HPOUT1R"),
1273 SND_SOC_DAPM_OUTPUT("HPOUT2L"),
1274 SND_SOC_DAPM_OUTPUT("HPOUT2R"),
1275 SND_SOC_DAPM_OUTPUT("SPKDAT"),
1276 };
1277
1278 static const struct snd_soc_dapm_route wm8996_dapm_routes[] = {
1279         { "AIFCLK", NULL, "SYSCLK" },
1280         { "SYSDSPCLK", NULL, "SYSCLK" },
1281         { "Charge Pump", NULL, "SYSCLK" },
1282
1283         { "MICB1", NULL, "LDO2" },
1284         { "MICB1", NULL, "MICB1 Audio" },
1285         { "MICB1", NULL, "Bandgap" },
1286         { "MICB2", NULL, "LDO2" },
1287         { "MICB2", NULL, "MICB2 Audio" },
1288         { "MICB2", NULL, "Bandgap" },
1289
1290         { "IN1L PGA", NULL, "IN2LN" },
1291         { "IN1L PGA", NULL, "IN2LP" },
1292         { "IN1L PGA", NULL, "IN1LN" },
1293         { "IN1L PGA", NULL, "IN1LP" },
1294         { "IN1L PGA", NULL, "Bandgap" },
1295
1296         { "IN1R PGA", NULL, "IN2RN" },
1297         { "IN1R PGA", NULL, "IN2RP" },
1298         { "IN1R PGA", NULL, "IN1RN" },
1299         { "IN1R PGA", NULL, "IN1RP" },
1300         { "IN1R PGA", NULL, "Bandgap" },
1301
1302         { "ADCL", NULL, "IN1L PGA" },
1303
1304         { "ADCR", NULL, "IN1R PGA" },
1305
1306         { "DMIC1L", NULL, "DMIC1DAT" },
1307         { "DMIC1R", NULL, "DMIC1DAT" },
1308         { "DMIC2L", NULL, "DMIC2DAT" },
1309         { "DMIC2R", NULL, "DMIC2DAT" },
1310
1311         { "DMIC2L", NULL, "DMIC2" },
1312         { "DMIC2R", NULL, "DMIC2" },
1313         { "DMIC1L", NULL, "DMIC1" },
1314         { "DMIC1R", NULL, "DMIC1" },
1315
1316         { "IN1L Mux", "ADC", "ADCL" },
1317         { "IN1L Mux", "DMIC1", "DMIC1L" },
1318         { "IN1L Mux", "DMIC2", "DMIC2L" },
1319
1320         { "IN1R Mux", "ADC", "ADCR" },
1321         { "IN1R Mux", "DMIC1", "DMIC1R" },
1322         { "IN1R Mux", "DMIC2", "DMIC2R" },
1323
1324         { "IN2L Mux", "ADC", "ADCL" },
1325         { "IN2L Mux", "DMIC1", "DMIC1L" },
1326         { "IN2L Mux", "DMIC2", "DMIC2L" },
1327
1328         { "IN2R Mux", "ADC", "ADCR" },
1329         { "IN2R Mux", "DMIC1", "DMIC1R" },
1330         { "IN2R Mux", "DMIC2", "DMIC2R" },
1331
1332         { "Left Sidetone", "IN1", "IN1L Mux" },
1333         { "Left Sidetone", "IN2", "IN2L Mux" },
1334
1335         { "Right Sidetone", "IN1", "IN1R Mux" },
1336         { "Right Sidetone", "IN2", "IN2R Mux" },
1337
1338         { "DSP1TXL", "IN1 Switch", "IN1L Mux" },
1339         { "DSP1TXR", "IN1 Switch", "IN1R Mux" },
1340
1341         { "DSP2TXL", "IN1 Switch", "IN2L Mux" },
1342         { "DSP2TXR", "IN1 Switch", "IN2R Mux" },
1343
1344         { "AIF1TX0", NULL, "DSP1TXL" },
1345         { "AIF1TX1", NULL, "DSP1TXR" },
1346         { "AIF1TX2", NULL, "DSP2TXL" },
1347         { "AIF1TX3", NULL, "DSP2TXR" },
1348         { "AIF1TX4", NULL, "AIF2RX0" },
1349         { "AIF1TX5", NULL, "AIF2RX1" },
1350
1351         { "AIF1RX0", NULL, "AIFCLK" },
1352         { "AIF1RX1", NULL, "AIFCLK" },
1353         { "AIF1RX2", NULL, "AIFCLK" },
1354         { "AIF1RX3", NULL, "AIFCLK" },
1355         { "AIF1RX4", NULL, "AIFCLK" },
1356         { "AIF1RX5", NULL, "AIFCLK" },
1357
1358         { "AIF2RX0", NULL, "AIFCLK" },
1359         { "AIF2RX1", NULL, "AIFCLK" },
1360
1361         { "AIF1TX0", NULL, "AIFCLK" },
1362         { "AIF1TX1", NULL, "AIFCLK" },
1363         { "AIF1TX2", NULL, "AIFCLK" },
1364         { "AIF1TX3", NULL, "AIFCLK" },
1365         { "AIF1TX4", NULL, "AIFCLK" },
1366         { "AIF1TX5", NULL, "AIFCLK" },
1367
1368         { "AIF2TX0", NULL, "AIFCLK" },
1369         { "AIF2TX1", NULL, "AIFCLK" },
1370
1371         { "DSP1RXL", NULL, "SYSDSPCLK" },
1372         { "DSP1RXR", NULL, "SYSDSPCLK" },
1373         { "DSP2RXL", NULL, "SYSDSPCLK" },
1374         { "DSP2RXR", NULL, "SYSDSPCLK" },
1375         { "DSP1TXL", NULL, "SYSDSPCLK" },
1376         { "DSP1TXR", NULL, "SYSDSPCLK" },
1377         { "DSP2TXL", NULL, "SYSDSPCLK" },
1378         { "DSP2TXR", NULL, "SYSDSPCLK" },
1379
1380         { "AIF1RXA", NULL, "AIF1RX0" },
1381         { "AIF1RXA", NULL, "AIF1RX1" },
1382         { "AIF1RXB", NULL, "AIF1RX2" },
1383         { "AIF1RXB", NULL, "AIF1RX3" },
1384         { "AIF1RXC", NULL, "AIF1RX4" },
1385         { "AIF1RXC", NULL, "AIF1RX5" },
1386
1387         { "AIF2RX", NULL, "AIF2RX0" },
1388         { "AIF2RX", NULL, "AIF2RX1" },
1389
1390         { "AIF2TX", "DSP2", "DSP2TX" },
1391         { "AIF2TX", "DSP1", "DSP1RX" },
1392         { "AIF2TX", "AIF1", "AIF1RXC" },
1393
1394         { "DSP1RXL", NULL, "DSP1RX" },
1395         { "DSP1RXR", NULL, "DSP1RX" },
1396         { "DSP2RXL", NULL, "DSP2RX" },
1397         { "DSP2RXR", NULL, "DSP2RX" },
1398
1399         { "DSP2TX", NULL, "DSP2TXL" },
1400         { "DSP2TX", NULL, "DSP2TXR" },
1401
1402         { "DSP1RX", "AIF1", "AIF1RXA" },
1403         { "DSP1RX", "AIF2", "AIF2RX" },
1404
1405         { "DSP2RX", "AIF1", "AIF1RXB" },
1406         { "DSP2RX", "AIF2", "AIF2RX" },
1407
1408         { "DAC2L Mixer", "DSP2 Switch", "DSP2RXL" },
1409         { "DAC2L Mixer", "DSP1 Switch", "DSP1RXL" },
1410         { "DAC2L Mixer", "Right Sidetone Switch", "Right Sidetone" },
1411         { "DAC2L Mixer", "Left Sidetone Switch", "Left Sidetone" },
1412
1413         { "DAC2R Mixer", "DSP2 Switch", "DSP2RXR" },
1414         { "DAC2R Mixer", "DSP1 Switch", "DSP1RXR" },
1415         { "DAC2R Mixer", "Right Sidetone Switch", "Right Sidetone" },
1416         { "DAC2R Mixer", "Left Sidetone Switch", "Left Sidetone" },
1417
1418         { "DAC1L Mixer", "DSP2 Switch", "DSP2RXL" },
1419         { "DAC1L Mixer", "DSP1 Switch", "DSP1RXL" },
1420         { "DAC1L Mixer", "Right Sidetone Switch", "Right Sidetone" },
1421         { "DAC1L Mixer", "Left Sidetone Switch", "Left Sidetone" },
1422
1423         { "DAC1R Mixer", "DSP2 Switch", "DSP2RXR" },
1424         { "DAC1R Mixer", "DSP1 Switch", "DSP1RXR" },
1425         { "DAC1R Mixer", "Right Sidetone Switch", "Right Sidetone" },
1426         { "DAC1R Mixer", "Left Sidetone Switch", "Left Sidetone" },
1427
1428         { "DAC1L", NULL, "DAC1L Mixer" },
1429         { "DAC1R", NULL, "DAC1R Mixer" },
1430         { "DAC2L", NULL, "DAC2L Mixer" },
1431         { "DAC2R", NULL, "DAC2R Mixer" },
1432
1433         { "HPOUT2L PGA", NULL, "Charge Pump" },
1434         { "HPOUT2L PGA", NULL, "Bandgap" },
1435         { "HPOUT2L PGA", NULL, "DAC2L" },
1436         { "HPOUT2L_DLY", NULL, "HPOUT2L PGA" },
1437         { "HPOUT2L_DCS", NULL, "HPOUT2L_DLY" },
1438         { "HPOUT2L_OUTP", NULL, "HPOUT2L_DCS" },
1439         { "HPOUT2L_RMV_SHORT", NULL, "HPOUT2L_OUTP" },
1440
1441         { "HPOUT2R PGA", NULL, "Charge Pump" },
1442         { "HPOUT2R PGA", NULL, "Bandgap" },
1443         { "HPOUT2R PGA", NULL, "DAC2R" },
1444         { "HPOUT2R_DLY", NULL, "HPOUT2R PGA" },
1445         { "HPOUT2R_DCS", NULL, "HPOUT2R_DLY" },
1446         { "HPOUT2R_OUTP", NULL, "HPOUT2R_DCS" },
1447         { "HPOUT2R_RMV_SHORT", NULL, "HPOUT2R_OUTP" },
1448
1449         { "HPOUT1L PGA", NULL, "Charge Pump" },
1450         { "HPOUT1L PGA", NULL, "Bandgap" },
1451         { "HPOUT1L PGA", NULL, "DAC1L" },
1452         { "HPOUT1L_DLY", NULL, "HPOUT1L PGA" },
1453         { "HPOUT1L_DCS", NULL, "HPOUT1L_DLY" },
1454         { "HPOUT1L_OUTP", NULL, "HPOUT1L_DCS" },
1455         { "HPOUT1L_RMV_SHORT", NULL, "HPOUT1L_OUTP" },
1456
1457         { "HPOUT1R PGA", NULL, "Charge Pump" },
1458         { "HPOUT1R PGA", NULL, "Bandgap" },
1459         { "HPOUT1R PGA", NULL, "DAC1R" },
1460         { "HPOUT1R_DLY", NULL, "HPOUT1R PGA" },
1461         { "HPOUT1R_DCS", NULL, "HPOUT1R_DLY" },
1462         { "HPOUT1R_OUTP", NULL, "HPOUT1R_DCS" },
1463         { "HPOUT1R_RMV_SHORT", NULL, "HPOUT1R_OUTP" },
1464
1465         { "HPOUT2L", NULL, "HPOUT2L_RMV_SHORT" },
1466         { "HPOUT2R", NULL, "HPOUT2R_RMV_SHORT" },
1467         { "HPOUT1L", NULL, "HPOUT1L_RMV_SHORT" },
1468         { "HPOUT1R", NULL, "HPOUT1R_RMV_SHORT" },
1469
1470         { "SPKL", "DAC1L", "DAC1L" },
1471         { "SPKL", "DAC1R", "DAC1R" },
1472         { "SPKL", "DAC2L", "DAC2L" },
1473         { "SPKL", "DAC2R", "DAC2R" },
1474
1475         { "SPKR", "DAC1L", "DAC1L" },
1476         { "SPKR", "DAC1R", "DAC1R" },
1477         { "SPKR", "DAC2L", "DAC2L" },
1478         { "SPKR", "DAC2R", "DAC2R" },
1479
1480         { "SPKL PGA", NULL, "SPKL" },
1481         { "SPKR PGA", NULL, "SPKR" },
1482
1483         { "SPKDAT", NULL, "SPKL PGA" },
1484         { "SPKDAT", NULL, "SPKR PGA" },
1485 };
1486
1487 static bool wm8996_readable_register(struct device *dev, unsigned int reg)
1488 {
1489         /* Due to the sparseness of the register map the compiler
1490          * output from an explicit switch statement ends up being much
1491          * more efficient than a table.
1492          */
1493         switch (reg) {
1494         case WM8996_SOFTWARE_RESET:
1495         case WM8996_POWER_MANAGEMENT_1:
1496         case WM8996_POWER_MANAGEMENT_2:
1497         case WM8996_POWER_MANAGEMENT_3:
1498         case WM8996_POWER_MANAGEMENT_4:
1499         case WM8996_POWER_MANAGEMENT_5:
1500         case WM8996_POWER_MANAGEMENT_6:
1501         case WM8996_POWER_MANAGEMENT_7:
1502         case WM8996_POWER_MANAGEMENT_8:
1503         case WM8996_LEFT_LINE_INPUT_VOLUME:
1504         case WM8996_RIGHT_LINE_INPUT_VOLUME:
1505         case WM8996_LINE_INPUT_CONTROL:
1506         case WM8996_DAC1_HPOUT1_VOLUME:
1507         case WM8996_DAC2_HPOUT2_VOLUME:
1508         case WM8996_DAC1_LEFT_VOLUME:
1509         case WM8996_DAC1_RIGHT_VOLUME:
1510         case WM8996_DAC2_LEFT_VOLUME:
1511         case WM8996_DAC2_RIGHT_VOLUME:
1512         case WM8996_OUTPUT1_LEFT_VOLUME:
1513         case WM8996_OUTPUT1_RIGHT_VOLUME:
1514         case WM8996_OUTPUT2_LEFT_VOLUME:
1515         case WM8996_OUTPUT2_RIGHT_VOLUME:
1516         case WM8996_MICBIAS_1:
1517         case WM8996_MICBIAS_2:
1518         case WM8996_LDO_1:
1519         case WM8996_LDO_2:
1520         case WM8996_ACCESSORY_DETECT_MODE_1:
1521         case WM8996_ACCESSORY_DETECT_MODE_2:
1522         case WM8996_HEADPHONE_DETECT_1:
1523         case WM8996_HEADPHONE_DETECT_2:
1524         case WM8996_MIC_DETECT_1:
1525         case WM8996_MIC_DETECT_2:
1526         case WM8996_MIC_DETECT_3:
1527         case WM8996_CHARGE_PUMP_1:
1528         case WM8996_CHARGE_PUMP_2:
1529         case WM8996_DC_SERVO_1:
1530         case WM8996_DC_SERVO_2:
1531         case WM8996_DC_SERVO_3:
1532         case WM8996_DC_SERVO_5:
1533         case WM8996_DC_SERVO_6:
1534         case WM8996_DC_SERVO_7:
1535         case WM8996_DC_SERVO_READBACK_0:
1536         case WM8996_ANALOGUE_HP_1:
1537         case WM8996_ANALOGUE_HP_2:
1538         case WM8996_CHIP_REVISION:
1539         case WM8996_CONTROL_INTERFACE_1:
1540         case WM8996_WRITE_SEQUENCER_CTRL_1:
1541         case WM8996_WRITE_SEQUENCER_CTRL_2:
1542         case WM8996_AIF_CLOCKING_1:
1543         case WM8996_AIF_CLOCKING_2:
1544         case WM8996_CLOCKING_1:
1545         case WM8996_CLOCKING_2:
1546         case WM8996_AIF_RATE:
1547         case WM8996_FLL_CONTROL_1:
1548         case WM8996_FLL_CONTROL_2:
1549         case WM8996_FLL_CONTROL_3:
1550         case WM8996_FLL_CONTROL_4:
1551         case WM8996_FLL_CONTROL_5:
1552         case WM8996_FLL_CONTROL_6:
1553         case WM8996_FLL_EFS_1:
1554         case WM8996_FLL_EFS_2:
1555         case WM8996_AIF1_CONTROL:
1556         case WM8996_AIF1_BCLK:
1557         case WM8996_AIF1_TX_LRCLK_1:
1558         case WM8996_AIF1_TX_LRCLK_2:
1559         case WM8996_AIF1_RX_LRCLK_1:
1560         case WM8996_AIF1_RX_LRCLK_2:
1561         case WM8996_AIF1TX_DATA_CONFIGURATION_1:
1562         case WM8996_AIF1TX_DATA_CONFIGURATION_2:
1563         case WM8996_AIF1RX_DATA_CONFIGURATION:
1564         case WM8996_AIF1TX_CHANNEL_0_CONFIGURATION:
1565         case WM8996_AIF1TX_CHANNEL_1_CONFIGURATION:
1566         case WM8996_AIF1TX_CHANNEL_2_CONFIGURATION:
1567         case WM8996_AIF1TX_CHANNEL_3_CONFIGURATION:
1568         case WM8996_AIF1TX_CHANNEL_4_CONFIGURATION:
1569         case WM8996_AIF1TX_CHANNEL_5_CONFIGURATION:
1570         case WM8996_AIF1RX_CHANNEL_0_CONFIGURATION:
1571         case WM8996_AIF1RX_CHANNEL_1_CONFIGURATION:
1572         case WM8996_AIF1RX_CHANNEL_2_CONFIGURATION:
1573         case WM8996_AIF1RX_CHANNEL_3_CONFIGURATION:
1574         case WM8996_AIF1RX_CHANNEL_4_CONFIGURATION:
1575         case WM8996_AIF1RX_CHANNEL_5_CONFIGURATION:
1576         case WM8996_AIF1RX_MONO_CONFIGURATION:
1577         case WM8996_AIF1TX_TEST:
1578         case WM8996_AIF2_CONTROL:
1579         case WM8996_AIF2_BCLK:
1580         case WM8996_AIF2_TX_LRCLK_1:
1581         case WM8996_AIF2_TX_LRCLK_2:
1582         case WM8996_AIF2_RX_LRCLK_1:
1583         case WM8996_AIF2_RX_LRCLK_2:
1584         case WM8996_AIF2TX_DATA_CONFIGURATION_1:
1585         case WM8996_AIF2TX_DATA_CONFIGURATION_2:
1586         case WM8996_AIF2RX_DATA_CONFIGURATION:
1587         case WM8996_AIF2TX_CHANNEL_0_CONFIGURATION:
1588         case WM8996_AIF2TX_CHANNEL_1_CONFIGURATION:
1589         case WM8996_AIF2RX_CHANNEL_0_CONFIGURATION:
1590         case WM8996_AIF2RX_CHANNEL_1_CONFIGURATION:
1591         case WM8996_AIF2RX_MONO_CONFIGURATION:
1592         case WM8996_AIF2TX_TEST:
1593         case WM8996_DSP1_TX_LEFT_VOLUME:
1594         case WM8996_DSP1_TX_RIGHT_VOLUME:
1595         case WM8996_DSP1_RX_LEFT_VOLUME:
1596         case WM8996_DSP1_RX_RIGHT_VOLUME:
1597         case WM8996_DSP1_TX_FILTERS:
1598         case WM8996_DSP1_RX_FILTERS_1:
1599         case WM8996_DSP1_RX_FILTERS_2:
1600         case WM8996_DSP1_DRC_1:
1601         case WM8996_DSP1_DRC_2:
1602         case WM8996_DSP1_DRC_3:
1603         case WM8996_DSP1_DRC_4:
1604         case WM8996_DSP1_DRC_5:
1605         case WM8996_DSP1_RX_EQ_GAINS_1:
1606         case WM8996_DSP1_RX_EQ_GAINS_2:
1607         case WM8996_DSP1_RX_EQ_BAND_1_A:
1608         case WM8996_DSP1_RX_EQ_BAND_1_B:
1609         case WM8996_DSP1_RX_EQ_BAND_1_PG:
1610         case WM8996_DSP1_RX_EQ_BAND_2_A:
1611         case WM8996_DSP1_RX_EQ_BAND_2_B:
1612         case WM8996_DSP1_RX_EQ_BAND_2_C:
1613         case WM8996_DSP1_RX_EQ_BAND_2_PG:
1614         case WM8996_DSP1_RX_EQ_BAND_3_A:
1615         case WM8996_DSP1_RX_EQ_BAND_3_B:
1616         case WM8996_DSP1_RX_EQ_BAND_3_C:
1617         case WM8996_DSP1_RX_EQ_BAND_3_PG:
1618         case WM8996_DSP1_RX_EQ_BAND_4_A:
1619         case WM8996_DSP1_RX_EQ_BAND_4_B:
1620         case WM8996_DSP1_RX_EQ_BAND_4_C:
1621         case WM8996_DSP1_RX_EQ_BAND_4_PG:
1622         case WM8996_DSP1_RX_EQ_BAND_5_A:
1623         case WM8996_DSP1_RX_EQ_BAND_5_B:
1624         case WM8996_DSP1_RX_EQ_BAND_5_PG:
1625         case WM8996_DSP2_TX_LEFT_VOLUME:
1626         case WM8996_DSP2_TX_RIGHT_VOLUME:
1627         case WM8996_DSP2_RX_LEFT_VOLUME:
1628         case WM8996_DSP2_RX_RIGHT_VOLUME:
1629         case WM8996_DSP2_TX_FILTERS:
1630         case WM8996_DSP2_RX_FILTERS_1:
1631         case WM8996_DSP2_RX_FILTERS_2:
1632         case WM8996_DSP2_DRC_1:
1633         case WM8996_DSP2_DRC_2:
1634         case WM8996_DSP2_DRC_3:
1635         case WM8996_DSP2_DRC_4:
1636         case WM8996_DSP2_DRC_5:
1637         case WM8996_DSP2_RX_EQ_GAINS_1:
1638         case WM8996_DSP2_RX_EQ_GAINS_2:
1639         case WM8996_DSP2_RX_EQ_BAND_1_A:
1640         case WM8996_DSP2_RX_EQ_BAND_1_B:
1641         case WM8996_DSP2_RX_EQ_BAND_1_PG:
1642         case WM8996_DSP2_RX_EQ_BAND_2_A:
1643         case WM8996_DSP2_RX_EQ_BAND_2_B:
1644         case WM8996_DSP2_RX_EQ_BAND_2_C:
1645         case WM8996_DSP2_RX_EQ_BAND_2_PG:
1646         case WM8996_DSP2_RX_EQ_BAND_3_A:
1647         case WM8996_DSP2_RX_EQ_BAND_3_B:
1648         case WM8996_DSP2_RX_EQ_BAND_3_C:
1649         case WM8996_DSP2_RX_EQ_BAND_3_PG:
1650         case WM8996_DSP2_RX_EQ_BAND_4_A:
1651         case WM8996_DSP2_RX_EQ_BAND_4_B:
1652         case WM8996_DSP2_RX_EQ_BAND_4_C:
1653         case WM8996_DSP2_RX_EQ_BAND_4_PG:
1654         case WM8996_DSP2_RX_EQ_BAND_5_A:
1655         case WM8996_DSP2_RX_EQ_BAND_5_B:
1656         case WM8996_DSP2_RX_EQ_BAND_5_PG:
1657         case WM8996_DAC1_MIXER_VOLUMES:
1658         case WM8996_DAC1_LEFT_MIXER_ROUTING:
1659         case WM8996_DAC1_RIGHT_MIXER_ROUTING:
1660         case WM8996_DAC2_MIXER_VOLUMES:
1661         case WM8996_DAC2_LEFT_MIXER_ROUTING:
1662         case WM8996_DAC2_RIGHT_MIXER_ROUTING:
1663         case WM8996_DSP1_TX_LEFT_MIXER_ROUTING:
1664         case WM8996_DSP1_TX_RIGHT_MIXER_ROUTING:
1665         case WM8996_DSP2_TX_LEFT_MIXER_ROUTING:
1666         case WM8996_DSP2_TX_RIGHT_MIXER_ROUTING:
1667         case WM8996_DSP_TX_MIXER_SELECT:
1668         case WM8996_DAC_SOFTMUTE:
1669         case WM8996_OVERSAMPLING:
1670         case WM8996_SIDETONE:
1671         case WM8996_GPIO_1:
1672         case WM8996_GPIO_2:
1673         case WM8996_GPIO_3:
1674         case WM8996_GPIO_4:
1675         case WM8996_GPIO_5:
1676         case WM8996_PULL_CONTROL_1:
1677         case WM8996_PULL_CONTROL_2:
1678         case WM8996_INTERRUPT_STATUS_1:
1679         case WM8996_INTERRUPT_STATUS_2:
1680         case WM8996_INTERRUPT_RAW_STATUS_2:
1681         case WM8996_INTERRUPT_STATUS_1_MASK:
1682         case WM8996_INTERRUPT_STATUS_2_MASK:
1683         case WM8996_INTERRUPT_CONTROL:
1684         case WM8996_LEFT_PDM_SPEAKER:
1685         case WM8996_RIGHT_PDM_SPEAKER:
1686         case WM8996_PDM_SPEAKER_MUTE_SEQUENCE:
1687         case WM8996_PDM_SPEAKER_VOLUME:
1688                 return 1;
1689         default:
1690                 return 0;
1691         }
1692 }
1693
1694 static bool wm8996_volatile_register(struct device *dev, unsigned int reg)
1695 {
1696         switch (reg) {
1697         case WM8996_SOFTWARE_RESET:
1698         case WM8996_CHIP_REVISION:
1699         case WM8996_LDO_1:
1700         case WM8996_LDO_2:
1701         case WM8996_INTERRUPT_STATUS_1:
1702         case WM8996_INTERRUPT_STATUS_2:
1703         case WM8996_INTERRUPT_RAW_STATUS_2:
1704         case WM8996_DC_SERVO_READBACK_0:
1705         case WM8996_DC_SERVO_2:
1706         case WM8996_DC_SERVO_6:
1707         case WM8996_DC_SERVO_7:
1708         case WM8996_FLL_CONTROL_6:
1709         case WM8996_MIC_DETECT_3:
1710         case WM8996_HEADPHONE_DETECT_1:
1711         case WM8996_HEADPHONE_DETECT_2:
1712                 return 1;
1713         default:
1714                 return 0;
1715         }
1716 }
1717
1718 static int wm8996_reset(struct wm8996_priv *wm8996)
1719 {
1720         if (wm8996->pdata.ldo_ena > 0) {
1721                 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
1722                 return 0;
1723         } else {
1724                 return regmap_write(wm8996->regmap, WM8996_SOFTWARE_RESET,
1725                                     0x8915);
1726         }
1727 }
1728
1729 static const int bclk_divs[] = {
1730         1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96
1731 };
1732
1733 static void wm8996_update_bclk(struct snd_soc_codec *codec)
1734 {
1735         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1736         int aif, best, cur_val, bclk_rate, bclk_reg, i;
1737
1738         /* Don't bother if we're in a low frequency idle mode that
1739          * can't support audio.
1740          */
1741         if (wm8996->sysclk < 64000)
1742                 return;
1743
1744         for (aif = 0; aif < WM8996_AIFS; aif++) {
1745                 switch (aif) {
1746                 case 0:
1747                         bclk_reg = WM8996_AIF1_BCLK;
1748                         break;
1749                 case 1:
1750                         bclk_reg = WM8996_AIF2_BCLK;
1751                         break;
1752                 }
1753
1754                 bclk_rate = wm8996->bclk_rate[aif];
1755
1756                 /* Pick a divisor for BCLK as close as we can get to ideal */
1757                 best = 0;
1758                 for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
1759                         cur_val = (wm8996->sysclk / bclk_divs[i]) - bclk_rate;
1760                         if (cur_val < 0) /* BCLK table is sorted */
1761                                 break;
1762                         best = i;
1763                 }
1764                 bclk_rate = wm8996->sysclk / bclk_divs[best];
1765                 dev_dbg(codec->dev, "Using BCLK_DIV %d for actual BCLK %dHz\n",
1766                         bclk_divs[best], bclk_rate);
1767
1768                 snd_soc_update_bits(codec, bclk_reg,
1769                                     WM8996_AIF1_BCLK_DIV_MASK, best);
1770         }
1771 }
1772
1773 static int wm8996_set_bias_level(struct snd_soc_codec *codec,
1774                                  enum snd_soc_bias_level level)
1775 {
1776         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1777         int ret;
1778
1779         switch (level) {
1780         case SND_SOC_BIAS_ON:
1781         case SND_SOC_BIAS_PREPARE:
1782                 break;
1783
1784         case SND_SOC_BIAS_STANDBY:
1785                 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
1786                         ret = regulator_bulk_enable(ARRAY_SIZE(wm8996->supplies),
1787                                                     wm8996->supplies);
1788                         if (ret != 0) {
1789                                 dev_err(codec->dev,
1790                                         "Failed to enable supplies: %d\n",
1791                                         ret);
1792                                 return ret;
1793                         }
1794
1795                         if (wm8996->pdata.ldo_ena >= 0) {
1796                                 gpio_set_value_cansleep(wm8996->pdata.ldo_ena,
1797                                                         1);
1798                                 msleep(5);
1799                         }
1800
1801                         regcache_cache_only(codec->control_data, false);
1802                         regcache_sync(codec->control_data);
1803                 }
1804                 break;
1805
1806         case SND_SOC_BIAS_OFF:
1807                 regcache_cache_only(codec->control_data, true);
1808                 if (wm8996->pdata.ldo_ena >= 0)
1809                         gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
1810                 regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies),
1811                                        wm8996->supplies);
1812                 break;
1813         }
1814
1815         codec->dapm.bias_level = level;
1816
1817         return 0;
1818 }
1819
1820 static int wm8996_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1821 {
1822         struct snd_soc_codec *codec = dai->codec;
1823         int aifctrl = 0;
1824         int bclk = 0;
1825         int lrclk_tx = 0;
1826         int lrclk_rx = 0;
1827         int aifctrl_reg, bclk_reg, lrclk_tx_reg, lrclk_rx_reg;
1828
1829         switch (dai->id) {
1830         case 0:
1831                 aifctrl_reg = WM8996_AIF1_CONTROL;
1832                 bclk_reg = WM8996_AIF1_BCLK;
1833                 lrclk_tx_reg = WM8996_AIF1_TX_LRCLK_2;
1834                 lrclk_rx_reg = WM8996_AIF1_RX_LRCLK_2;
1835                 break;
1836         case 1:
1837                 aifctrl_reg = WM8996_AIF2_CONTROL;
1838                 bclk_reg = WM8996_AIF2_BCLK;
1839                 lrclk_tx_reg = WM8996_AIF2_TX_LRCLK_2;
1840                 lrclk_rx_reg = WM8996_AIF2_RX_LRCLK_2;
1841                 break;
1842         default:
1843                 BUG();
1844                 return -EINVAL;
1845         }
1846
1847         switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1848         case SND_SOC_DAIFMT_NB_NF:
1849                 break;
1850         case SND_SOC_DAIFMT_IB_NF:
1851                 bclk |= WM8996_AIF1_BCLK_INV;
1852                 break;
1853         case SND_SOC_DAIFMT_NB_IF:
1854                 lrclk_tx |= WM8996_AIF1TX_LRCLK_INV;
1855                 lrclk_rx |= WM8996_AIF1RX_LRCLK_INV;
1856                 break;
1857         case SND_SOC_DAIFMT_IB_IF:
1858                 bclk |= WM8996_AIF1_BCLK_INV;
1859                 lrclk_tx |= WM8996_AIF1TX_LRCLK_INV;
1860                 lrclk_rx |= WM8996_AIF1RX_LRCLK_INV;
1861                 break;
1862         }
1863
1864         switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1865         case SND_SOC_DAIFMT_CBS_CFS:
1866                 break;
1867         case SND_SOC_DAIFMT_CBS_CFM:
1868                 lrclk_tx |= WM8996_AIF1TX_LRCLK_MSTR;
1869                 lrclk_rx |= WM8996_AIF1RX_LRCLK_MSTR;
1870                 break;
1871         case SND_SOC_DAIFMT_CBM_CFS:
1872                 bclk |= WM8996_AIF1_BCLK_MSTR;
1873                 break;
1874         case SND_SOC_DAIFMT_CBM_CFM:
1875                 bclk |= WM8996_AIF1_BCLK_MSTR;
1876                 lrclk_tx |= WM8996_AIF1TX_LRCLK_MSTR;
1877                 lrclk_rx |= WM8996_AIF1RX_LRCLK_MSTR;
1878                 break;
1879         default:
1880                 return -EINVAL;
1881         }
1882
1883         switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1884         case SND_SOC_DAIFMT_DSP_A:
1885                 break;
1886         case SND_SOC_DAIFMT_DSP_B:
1887                 aifctrl |= 1;
1888                 break;
1889         case SND_SOC_DAIFMT_I2S:
1890                 aifctrl |= 2;
1891                 break;
1892         case SND_SOC_DAIFMT_LEFT_J:
1893                 aifctrl |= 3;
1894                 break;
1895         default:
1896                 return -EINVAL;
1897         }
1898
1899         snd_soc_update_bits(codec, aifctrl_reg, WM8996_AIF1_FMT_MASK, aifctrl);
1900         snd_soc_update_bits(codec, bclk_reg,
1901                             WM8996_AIF1_BCLK_INV | WM8996_AIF1_BCLK_MSTR,
1902                             bclk);
1903         snd_soc_update_bits(codec, lrclk_tx_reg,
1904                             WM8996_AIF1TX_LRCLK_INV |
1905                             WM8996_AIF1TX_LRCLK_MSTR,
1906                             lrclk_tx);
1907         snd_soc_update_bits(codec, lrclk_rx_reg,
1908                             WM8996_AIF1RX_LRCLK_INV |
1909                             WM8996_AIF1RX_LRCLK_MSTR,
1910                             lrclk_rx);
1911
1912         return 0;
1913 }
1914
1915 static const int dsp_divs[] = {
1916         48000, 32000, 16000, 8000
1917 };
1918
1919 static int wm8996_hw_params(struct snd_pcm_substream *substream,
1920                             struct snd_pcm_hw_params *params,
1921                             struct snd_soc_dai *dai)
1922 {
1923         struct snd_soc_codec *codec = dai->codec;
1924         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
1925         int bits, i, bclk_rate;
1926         int aifdata = 0;
1927         int lrclk = 0;
1928         int dsp = 0;
1929         int aifdata_reg, lrclk_reg, dsp_shift;
1930
1931         switch (dai->id) {
1932         case 0:
1933                 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||
1934                     (snd_soc_read(codec, WM8996_GPIO_1)) & WM8996_GP1_FN_MASK) {
1935                         aifdata_reg = WM8996_AIF1RX_DATA_CONFIGURATION;
1936                         lrclk_reg = WM8996_AIF1_RX_LRCLK_1;
1937                 } else {
1938                         aifdata_reg = WM8996_AIF1TX_DATA_CONFIGURATION_1;
1939                         lrclk_reg = WM8996_AIF1_TX_LRCLK_1;
1940                 }
1941                 dsp_shift = 0;
1942                 break;
1943         case 1:
1944                 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||
1945                     (snd_soc_read(codec, WM8996_GPIO_2)) & WM8996_GP2_FN_MASK) {
1946                         aifdata_reg = WM8996_AIF2RX_DATA_CONFIGURATION;
1947                         lrclk_reg = WM8996_AIF2_RX_LRCLK_1;
1948                 } else {
1949                         aifdata_reg = WM8996_AIF2TX_DATA_CONFIGURATION_1;
1950                         lrclk_reg = WM8996_AIF2_TX_LRCLK_1;
1951                 }
1952                 dsp_shift = WM8996_DSP2_DIV_SHIFT;
1953                 break;
1954         default:
1955                 BUG();
1956                 return -EINVAL;
1957         }
1958
1959         bclk_rate = snd_soc_params_to_bclk(params);
1960         if (bclk_rate < 0) {
1961                 dev_err(codec->dev, "Unsupported BCLK rate: %d\n", bclk_rate);
1962                 return bclk_rate;
1963         }
1964
1965         wm8996->bclk_rate[dai->id] = bclk_rate;
1966         wm8996->rx_rate[dai->id] = params_rate(params);
1967
1968         /* Needs looking at for TDM */
1969         bits = snd_pcm_format_width(params_format(params));
1970         if (bits < 0)
1971                 return bits;
1972         aifdata |= (bits << WM8996_AIF1TX_WL_SHIFT) | bits;
1973
1974         for (i = 0; i < ARRAY_SIZE(dsp_divs); i++) {
1975                 if (dsp_divs[i] == params_rate(params))
1976                         break;
1977         }
1978         if (i == ARRAY_SIZE(dsp_divs)) {
1979                 dev_err(codec->dev, "Unsupported sample rate %dHz\n",
1980                         params_rate(params));
1981                 return -EINVAL;
1982         }
1983         dsp |= i << dsp_shift;
1984
1985         wm8996_update_bclk(codec);
1986
1987         lrclk = bclk_rate / params_rate(params);
1988         dev_dbg(dai->dev, "Using LRCLK rate %d for actual LRCLK %dHz\n",
1989                 lrclk, bclk_rate / lrclk);
1990
1991         snd_soc_update_bits(codec, aifdata_reg,
1992                             WM8996_AIF1TX_WL_MASK |
1993                             WM8996_AIF1TX_SLOT_LEN_MASK,
1994                             aifdata);
1995         snd_soc_update_bits(codec, lrclk_reg, WM8996_AIF1RX_RATE_MASK,
1996                             lrclk);
1997         snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_2,
1998                             WM8996_DSP1_DIV_MASK << dsp_shift, dsp);
1999
2000         return 0;
2001 }
2002
2003 static int wm8996_set_sysclk(struct snd_soc_dai *dai,
2004                 int clk_id, unsigned int freq, int dir)
2005 {
2006         struct snd_soc_codec *codec = dai->codec;
2007         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2008         int lfclk = 0;
2009         int ratediv = 0;
2010         int src;
2011         int old;
2012
2013         if (freq == wm8996->sysclk && clk_id == wm8996->sysclk_src)
2014                 return 0;
2015
2016         /* Disable SYSCLK while we reconfigure */
2017         old = snd_soc_read(codec, WM8996_AIF_CLOCKING_1) & WM8996_SYSCLK_ENA;
2018         snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
2019                             WM8996_SYSCLK_ENA, 0);
2020
2021         switch (clk_id) {
2022         case WM8996_SYSCLK_MCLK1:
2023                 wm8996->sysclk = freq;
2024                 src = 0;
2025                 break;
2026         case WM8996_SYSCLK_MCLK2:
2027                 wm8996->sysclk = freq;
2028                 src = 1;
2029                 break;
2030         case WM8996_SYSCLK_FLL:
2031                 wm8996->sysclk = freq;
2032                 src = 2;
2033                 break;
2034         default:
2035                 dev_err(codec->dev, "Unsupported clock source %d\n", clk_id);
2036                 return -EINVAL;
2037         }
2038
2039         switch (wm8996->sysclk) {
2040         case 6144000:
2041                 snd_soc_update_bits(codec, WM8996_AIF_RATE,
2042                                     WM8996_SYSCLK_RATE, 0);
2043                 break;
2044         case 24576000:
2045                 ratediv = WM8996_SYSCLK_DIV;
2046         case 12288000:
2047                 snd_soc_update_bits(codec, WM8996_AIF_RATE,
2048                                     WM8996_SYSCLK_RATE, WM8996_SYSCLK_RATE);
2049                 break;
2050         case 32000:
2051         case 32768:
2052                 lfclk = WM8996_LFCLK_ENA;
2053                 break;
2054         default:
2055                 dev_warn(codec->dev, "Unsupported clock rate %dHz\n",
2056                          wm8996->sysclk);
2057                 return -EINVAL;
2058         }
2059
2060         wm8996_update_bclk(codec);
2061
2062         snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
2063                             WM8996_SYSCLK_SRC_MASK | WM8996_SYSCLK_DIV_MASK,
2064                             src << WM8996_SYSCLK_SRC_SHIFT | ratediv);
2065         snd_soc_update_bits(codec, WM8996_CLOCKING_1, WM8996_LFCLK_ENA, lfclk);
2066         snd_soc_update_bits(codec, WM8996_AIF_CLOCKING_1,
2067                             WM8996_SYSCLK_ENA, old);
2068
2069         wm8996->sysclk_src = clk_id;
2070
2071         return 0;
2072 }
2073
2074 struct _fll_div {
2075         u16 fll_fratio;
2076         u16 fll_outdiv;
2077         u16 fll_refclk_div;
2078         u16 fll_loop_gain;
2079         u16 fll_ref_freq;
2080         u16 n;
2081         u16 theta;
2082         u16 lambda;
2083 };
2084
2085 static struct {
2086         unsigned int min;
2087         unsigned int max;
2088         u16 fll_fratio;
2089         int ratio;
2090 } fll_fratios[] = {
2091         {       0,    64000, 4, 16 },
2092         {   64000,   128000, 3,  8 },
2093         {  128000,   256000, 2,  4 },
2094         {  256000,  1000000, 1,  2 },
2095         { 1000000, 13500000, 0,  1 },
2096 };
2097
2098 static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
2099                        unsigned int Fout)
2100 {
2101         unsigned int target;
2102         unsigned int div;
2103         unsigned int fratio, gcd_fll;
2104         int i;
2105
2106         /* Fref must be <=13.5MHz */
2107         div = 1;
2108         fll_div->fll_refclk_div = 0;
2109         while ((Fref / div) > 13500000) {
2110                 div *= 2;
2111                 fll_div->fll_refclk_div++;
2112
2113                 if (div > 8) {
2114                         pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
2115                                Fref);
2116                         return -EINVAL;
2117                 }
2118         }
2119
2120         pr_debug("FLL Fref=%u Fout=%u\n", Fref, Fout);
2121
2122         /* Apply the division for our remaining calculations */
2123         Fref /= div;
2124
2125         if (Fref >= 3000000)
2126                 fll_div->fll_loop_gain = 5;
2127         else
2128                 fll_div->fll_loop_gain = 0;
2129
2130         if (Fref >= 48000)
2131                 fll_div->fll_ref_freq = 0;
2132         else
2133                 fll_div->fll_ref_freq = 1;
2134
2135         /* Fvco should be 90-100MHz; don't check the upper bound */
2136         div = 2;
2137         while (Fout * div < 90000000) {
2138                 div++;
2139                 if (div > 64) {
2140                         pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
2141                                Fout);
2142                         return -EINVAL;
2143                 }
2144         }
2145         target = Fout * div;
2146         fll_div->fll_outdiv = div - 1;
2147
2148         pr_debug("FLL Fvco=%dHz\n", target);
2149
2150         /* Find an appropraite FLL_FRATIO and factor it out of the target */
2151         for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
2152                 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
2153                         fll_div->fll_fratio = fll_fratios[i].fll_fratio;
2154                         fratio = fll_fratios[i].ratio;
2155                         break;
2156                 }
2157         }
2158         if (i == ARRAY_SIZE(fll_fratios)) {
2159                 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
2160                 return -EINVAL;
2161         }
2162
2163         fll_div->n = target / (fratio * Fref);
2164
2165         if (target % Fref == 0) {
2166                 fll_div->theta = 0;
2167                 fll_div->lambda = 0;
2168         } else {
2169                 gcd_fll = gcd(target, fratio * Fref);
2170
2171                 fll_div->theta = (target - (fll_div->n * fratio * Fref))
2172                         / gcd_fll;
2173                 fll_div->lambda = (fratio * Fref) / gcd_fll;
2174         }
2175
2176         pr_debug("FLL N=%x THETA=%x LAMBDA=%x\n",
2177                  fll_div->n, fll_div->theta, fll_div->lambda);
2178         pr_debug("FLL_FRATIO=%x FLL_OUTDIV=%x FLL_REFCLK_DIV=%x\n",
2179                  fll_div->fll_fratio, fll_div->fll_outdiv,
2180                  fll_div->fll_refclk_div);
2181
2182         return 0;
2183 }
2184
2185 static int wm8996_set_fll(struct snd_soc_codec *codec, int fll_id, int source,
2186                           unsigned int Fref, unsigned int Fout)
2187 {
2188         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2189         struct i2c_client *i2c = to_i2c_client(codec->dev);
2190         struct _fll_div fll_div;
2191         unsigned long timeout;
2192         int ret, reg, retry;
2193
2194         /* Any change? */
2195         if (source == wm8996->fll_src && Fref == wm8996->fll_fref &&
2196             Fout == wm8996->fll_fout)
2197                 return 0;
2198
2199         if (Fout == 0) {
2200                 dev_dbg(codec->dev, "FLL disabled\n");
2201
2202                 wm8996->fll_fref = 0;
2203                 wm8996->fll_fout = 0;
2204
2205                 snd_soc_update_bits(codec, WM8996_FLL_CONTROL_1,
2206                                     WM8996_FLL_ENA, 0);
2207
2208                 wm8996_bg_disable(codec);
2209
2210                 return 0;
2211         }
2212
2213         ret = fll_factors(&fll_div, Fref, Fout);
2214         if (ret != 0)
2215                 return ret;
2216
2217         switch (source) {
2218         case WM8996_FLL_MCLK1:
2219                 reg = 0;
2220                 break;
2221         case WM8996_FLL_MCLK2:
2222                 reg = 1;
2223                 break;
2224         case WM8996_FLL_DACLRCLK1:
2225                 reg = 2;
2226                 break;
2227         case WM8996_FLL_BCLK1:
2228                 reg = 3;
2229                 break;
2230         default:
2231                 dev_err(codec->dev, "Unknown FLL source %d\n", ret);
2232                 return -EINVAL;
2233         }
2234
2235         reg |= fll_div.fll_refclk_div << WM8996_FLL_REFCLK_DIV_SHIFT;
2236         reg |= fll_div.fll_ref_freq << WM8996_FLL_REF_FREQ_SHIFT;
2237
2238         snd_soc_update_bits(codec, WM8996_FLL_CONTROL_5,
2239                             WM8996_FLL_REFCLK_DIV_MASK | WM8996_FLL_REF_FREQ |
2240                             WM8996_FLL_REFCLK_SRC_MASK, reg);
2241
2242         reg = 0;
2243         if (fll_div.theta || fll_div.lambda)
2244                 reg |= WM8996_FLL_EFS_ENA | (3 << WM8996_FLL_LFSR_SEL_SHIFT);
2245         else
2246                 reg |= 1 << WM8996_FLL_LFSR_SEL_SHIFT;
2247         snd_soc_write(codec, WM8996_FLL_EFS_2, reg);
2248
2249         snd_soc_update_bits(codec, WM8996_FLL_CONTROL_2,
2250                             WM8996_FLL_OUTDIV_MASK |
2251                             WM8996_FLL_FRATIO_MASK,
2252                             (fll_div.fll_outdiv << WM8996_FLL_OUTDIV_SHIFT) |
2253                             (fll_div.fll_fratio));
2254
2255         snd_soc_write(codec, WM8996_FLL_CONTROL_3, fll_div.theta);
2256
2257         snd_soc_update_bits(codec, WM8996_FLL_CONTROL_4,
2258                             WM8996_FLL_N_MASK | WM8996_FLL_LOOP_GAIN_MASK,
2259                             (fll_div.n << WM8996_FLL_N_SHIFT) |
2260                             fll_div.fll_loop_gain);
2261
2262         snd_soc_write(codec, WM8996_FLL_EFS_1, fll_div.lambda);
2263
2264         /* Enable the bandgap if it's not already enabled */
2265         ret = snd_soc_read(codec, WM8996_FLL_CONTROL_1);
2266         if (!(ret & WM8996_FLL_ENA))
2267                 wm8996_bg_enable(codec);
2268
2269         /* Clear any pending completions (eg, from failed startups) */
2270         try_wait_for_completion(&wm8996->fll_lock);
2271
2272         snd_soc_update_bits(codec, WM8996_FLL_CONTROL_1,
2273                             WM8996_FLL_ENA, WM8996_FLL_ENA);
2274
2275         /* The FLL supports live reconfiguration - kick that in case we were
2276          * already enabled.
2277          */
2278         snd_soc_write(codec, WM8996_FLL_CONTROL_6, WM8996_FLL_SWITCH_CLK);
2279
2280         /* Wait for the FLL to lock, using the interrupt if possible */
2281         if (Fref > 1000000)
2282                 timeout = usecs_to_jiffies(300);
2283         else
2284                 timeout = msecs_to_jiffies(2);
2285
2286         /* Allow substantially longer if we've actually got the IRQ, poll
2287          * at a slightly higher rate if we don't.
2288          */
2289         if (i2c->irq)
2290                 timeout *= 10;
2291         else
2292                 timeout /= 2;
2293
2294         for (retry = 0; retry < 10; retry++) {
2295                 ret = wait_for_completion_timeout(&wm8996->fll_lock,
2296                                                   timeout);
2297                 if (ret != 0) {
2298                         WARN_ON(!i2c->irq);
2299                         break;
2300                 }
2301
2302                 ret = snd_soc_read(codec, WM8996_INTERRUPT_RAW_STATUS_2);
2303                 if (ret & WM8996_FLL_LOCK_STS)
2304                         break;
2305         }
2306         if (retry == 10) {
2307                 dev_err(codec->dev, "Timed out waiting for FLL\n");
2308                 ret = -ETIMEDOUT;
2309         }
2310
2311         dev_dbg(codec->dev, "FLL configured for %dHz->%dHz\n", Fref, Fout);
2312
2313         wm8996->fll_fref = Fref;
2314         wm8996->fll_fout = Fout;
2315         wm8996->fll_src = source;
2316
2317         return ret;
2318 }
2319
2320 #ifdef CONFIG_GPIOLIB
2321 static inline struct wm8996_priv *gpio_to_wm8996(struct gpio_chip *chip)
2322 {
2323         return container_of(chip, struct wm8996_priv, gpio_chip);
2324 }
2325
2326 static void wm8996_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
2327 {
2328         struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
2329
2330         regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2331                            WM8996_GP1_LVL, !!value << WM8996_GP1_LVL_SHIFT);
2332 }
2333
2334 static int wm8996_gpio_direction_out(struct gpio_chip *chip,
2335                                      unsigned offset, int value)
2336 {
2337         struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
2338         int val;
2339
2340         val = (1 << WM8996_GP1_FN_SHIFT) | (!!value << WM8996_GP1_LVL_SHIFT);
2341
2342         return regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2343                                   WM8996_GP1_FN_MASK | WM8996_GP1_DIR |
2344                                   WM8996_GP1_LVL, val);
2345 }
2346
2347 static int wm8996_gpio_get(struct gpio_chip *chip, unsigned offset)
2348 {
2349         struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
2350         unsigned int reg;
2351         int ret;
2352
2353         ret = regmap_read(wm8996->regmap, WM8996_GPIO_1 + offset, &reg);
2354         if (ret < 0)
2355                 return ret;
2356
2357         return (reg & WM8996_GP1_LVL) != 0;
2358 }
2359
2360 static int wm8996_gpio_direction_in(struct gpio_chip *chip, unsigned offset)
2361 {
2362         struct wm8996_priv *wm8996 = gpio_to_wm8996(chip);
2363
2364         return regmap_update_bits(wm8996->regmap, WM8996_GPIO_1 + offset,
2365                                   WM8996_GP1_FN_MASK | WM8996_GP1_DIR,
2366                                   (1 << WM8996_GP1_FN_SHIFT) |
2367                                   (1 << WM8996_GP1_DIR_SHIFT));
2368 }
2369
2370 static struct gpio_chip wm8996_template_chip = {
2371         .label                  = "wm8996",
2372         .owner                  = THIS_MODULE,
2373         .direction_output       = wm8996_gpio_direction_out,
2374         .set                    = wm8996_gpio_set,
2375         .direction_input        = wm8996_gpio_direction_in,
2376         .get                    = wm8996_gpio_get,
2377         .can_sleep              = 1,
2378 };
2379
2380 static void wm8996_init_gpio(struct wm8996_priv *wm8996)
2381 {
2382         int ret;
2383
2384         wm8996->gpio_chip = wm8996_template_chip;
2385         wm8996->gpio_chip.ngpio = 5;
2386         wm8996->gpio_chip.dev = wm8996->dev;
2387
2388         if (wm8996->pdata.gpio_base)
2389                 wm8996->gpio_chip.base = wm8996->pdata.gpio_base;
2390         else
2391                 wm8996->gpio_chip.base = -1;
2392
2393         ret = gpiochip_add(&wm8996->gpio_chip);
2394         if (ret != 0)
2395                 dev_err(wm8996->dev, "Failed to add GPIOs: %d\n", ret);
2396 }
2397
2398 static void wm8996_free_gpio(struct wm8996_priv *wm8996)
2399 {
2400         int ret;
2401
2402         ret = gpiochip_remove(&wm8996->gpio_chip);
2403         if (ret != 0)
2404                 dev_err(wm8996->dev, "Failed to remove GPIOs: %d\n", ret);
2405 }
2406 #else
2407 static void wm8996_init_gpio(struct wm8996_priv *wm8996)
2408 {
2409 }
2410
2411 static void wm8996_free_gpio(struct wm8996_priv *wm8996)
2412 {
2413 }
2414 #endif
2415
2416 /**
2417  * wm8996_detect - Enable default WM8996 jack detection
2418  *
2419  * The WM8996 has advanced accessory detection support for headsets.
2420  * This function provides a default implementation which integrates
2421  * the majority of this functionality with minimal user configuration.
2422  *
2423  * This will detect headset, headphone and short circuit button and
2424  * will also detect inverted microphone ground connections and update
2425  * the polarity of the connections.
2426  */
2427 int wm8996_detect(struct snd_soc_codec *codec, struct snd_soc_jack *jack,
2428                   wm8996_polarity_fn polarity_cb)
2429 {
2430         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2431
2432         wm8996->jack = jack;
2433         wm8996->detecting = true;
2434         wm8996->polarity_cb = polarity_cb;
2435
2436         if (wm8996->polarity_cb)
2437                 wm8996->polarity_cb(codec, 0);
2438
2439         /* Clear discarge to avoid noise during detection */
2440         snd_soc_update_bits(codec, WM8996_MICBIAS_1,
2441                             WM8996_MICB1_DISCH, 0);
2442         snd_soc_update_bits(codec, WM8996_MICBIAS_2,
2443                             WM8996_MICB2_DISCH, 0);
2444
2445         /* LDO2 powers the microphones, SYSCLK clocks detection */
2446         snd_soc_dapm_force_enable_pin(&codec->dapm, "LDO2");
2447         snd_soc_dapm_force_enable_pin(&codec->dapm, "SYSCLK");
2448
2449         /* We start off just enabling microphone detection - even a
2450          * plain headphone will trigger detection.
2451          */
2452         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2453                             WM8996_MICD_ENA, WM8996_MICD_ENA);
2454
2455         /* Slowest detection rate, gives debounce for initial detection */
2456         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2457                             WM8996_MICD_RATE_MASK,
2458                             WM8996_MICD_RATE_MASK);
2459
2460         /* Enable interrupts and we're off */
2461         snd_soc_update_bits(codec, WM8996_INTERRUPT_STATUS_2_MASK,
2462                             WM8996_IM_MICD_EINT | WM8996_HP_DONE_EINT, 0);
2463
2464         return 0;
2465 }
2466 EXPORT_SYMBOL_GPL(wm8996_detect);
2467
2468 static void wm8996_hpdet_irq(struct snd_soc_codec *codec)
2469 {
2470         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2471         int val, reg, report;
2472
2473         /* Assume headphone in error conditions; we need to report
2474          * something or we stall our state machine.
2475          */
2476         report = SND_JACK_HEADPHONE;
2477
2478         reg = snd_soc_read(codec, WM8996_HEADPHONE_DETECT_2);
2479         if (reg < 0) {
2480                 dev_err(codec->dev, "Failed to read HPDET status\n");
2481                 goto out;
2482         }
2483
2484         if (!(reg & WM8996_HP_DONE)) {
2485                 dev_err(codec->dev, "Got HPDET IRQ but HPDET is busy\n");
2486                 goto out;
2487         }
2488
2489         val = reg & WM8996_HP_LVL_MASK;
2490
2491         dev_dbg(codec->dev, "HPDET measured %d ohms\n", val);
2492
2493         /* If we've got high enough impedence then report as line,
2494          * otherwise assume headphone.
2495          */
2496         if (val >= 126)
2497                 report = SND_JACK_LINEOUT;
2498         else
2499                 report = SND_JACK_HEADPHONE;
2500
2501 out:
2502         if (wm8996->jack_mic)
2503                 report |= SND_JACK_MICROPHONE;
2504
2505         snd_soc_jack_report(wm8996->jack, report,
2506                             SND_JACK_LINEOUT | SND_JACK_HEADSET);
2507
2508         wm8996->detecting = false;
2509
2510         /* If the output isn't running re-clamp it */
2511         if (!(snd_soc_read(codec, WM8996_POWER_MANAGEMENT_1) &
2512               (WM8996_HPOUT1L_ENA | WM8996_HPOUT1R_RMV_SHORT)))
2513                 snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1,
2514                                     WM8996_HPOUT1L_RMV_SHORT |
2515                                     WM8996_HPOUT1R_RMV_SHORT, 0);
2516
2517         /* Go back to looking at the microphone */
2518         snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_1,
2519                             WM8996_JD_MODE_MASK, 0);
2520         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1, WM8996_MICD_ENA,
2521                             WM8996_MICD_ENA);
2522
2523         snd_soc_dapm_disable_pin(&codec->dapm, "Bandgap");
2524         snd_soc_dapm_sync(&codec->dapm);
2525 }
2526
2527 static void wm8996_hpdet_start(struct snd_soc_codec *codec)
2528 {
2529         /* Unclamp the output, we can't measure while we're shorting it */
2530         snd_soc_update_bits(codec, WM8996_ANALOGUE_HP_1,
2531                             WM8996_HPOUT1L_RMV_SHORT |
2532                             WM8996_HPOUT1R_RMV_SHORT,
2533                             WM8996_HPOUT1L_RMV_SHORT |
2534                             WM8996_HPOUT1R_RMV_SHORT);
2535
2536         /* We need bandgap for HPDET */
2537         snd_soc_dapm_force_enable_pin(&codec->dapm, "Bandgap");
2538         snd_soc_dapm_sync(&codec->dapm);
2539
2540         /* Go into headphone detect left mode */
2541         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1, WM8996_MICD_ENA, 0);
2542         snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_1,
2543                             WM8996_JD_MODE_MASK, 1);
2544
2545         /* Trigger a measurement */
2546         snd_soc_update_bits(codec, WM8996_HEADPHONE_DETECT_1,
2547                             WM8996_HP_POLL, WM8996_HP_POLL);
2548 }
2549
2550 static void wm8996_micd(struct snd_soc_codec *codec)
2551 {
2552         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2553         int val, reg;
2554
2555         val = snd_soc_read(codec, WM8996_MIC_DETECT_3);
2556
2557         dev_dbg(codec->dev, "Microphone event: %x\n", val);
2558
2559         if (!(val & WM8996_MICD_VALID)) {
2560                 dev_warn(codec->dev, "Microphone detection state invalid\n");
2561                 return;
2562         }
2563
2564         /* No accessory, reset everything and report removal */
2565         if (!(val & WM8996_MICD_STS)) {
2566                 dev_dbg(codec->dev, "Jack removal detected\n");
2567                 wm8996->jack_mic = false;
2568                 wm8996->detecting = true;
2569                 snd_soc_jack_report(wm8996->jack, 0,
2570                                     SND_JACK_LINEOUT | SND_JACK_HEADSET |
2571                                     SND_JACK_BTN_0);
2572
2573                 snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2574                                     WM8996_MICD_RATE_MASK,
2575                                     WM8996_MICD_RATE_MASK);
2576                 return;
2577         }
2578
2579         /* If the measurement is very high we've got a microphone,
2580          * either we just detected one or if we already reported then
2581          * we've got a button release event.
2582          */
2583         if (val & 0x400) {
2584                 if (wm8996->detecting) {
2585                         dev_dbg(codec->dev, "Microphone detected\n");
2586                         wm8996->jack_mic = true;
2587                         wm8996_hpdet_start(codec);
2588
2589                         /* Increase poll rate to give better responsiveness
2590                          * for buttons */
2591                         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2592                                             WM8996_MICD_RATE_MASK,
2593                                             5 << WM8996_MICD_RATE_SHIFT);
2594                 } else {
2595                         dev_dbg(codec->dev, "Mic button up\n");
2596                         snd_soc_jack_report(wm8996->jack, 0, SND_JACK_BTN_0);
2597                 }
2598
2599                 return;
2600         }
2601
2602         /* If we detected a lower impedence during initial startup
2603          * then we probably have the wrong polarity, flip it.  Don't
2604          * do this for the lowest impedences to speed up detection of
2605          * plain headphones.
2606          */
2607         if (wm8996->detecting && (val & 0x3f0)) {
2608                 reg = snd_soc_read(codec, WM8996_ACCESSORY_DETECT_MODE_2);
2609                 reg ^= WM8996_HPOUT1FB_SRC | WM8996_MICD_SRC |
2610                         WM8996_MICD_BIAS_SRC;
2611                 snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_2,
2612                                     WM8996_HPOUT1FB_SRC | WM8996_MICD_SRC |
2613                                     WM8996_MICD_BIAS_SRC, reg);
2614
2615                 if (wm8996->polarity_cb)
2616                         wm8996->polarity_cb(codec,
2617                                             (reg & WM8996_MICD_SRC) != 0);
2618
2619                 dev_dbg(codec->dev, "Set microphone polarity to %d\n",
2620                         (reg & WM8996_MICD_SRC) != 0);
2621
2622                 return;
2623         }
2624
2625         /* Don't distinguish between buttons, just report any low
2626          * impedence as BTN_0.
2627          */
2628         if (val & 0x3fc) {
2629                 if (wm8996->jack_mic) {
2630                         dev_dbg(codec->dev, "Mic button detected\n");
2631                         snd_soc_jack_report(wm8996->jack, SND_JACK_BTN_0,
2632                                             SND_JACK_BTN_0);
2633                 } else if (wm8996->detecting) {
2634                         dev_dbg(codec->dev, "Headphone detected\n");
2635                         wm8996_hpdet_start(codec);
2636
2637                         /* Increase the detection rate a bit for
2638                          * responsiveness.
2639                          */
2640                         snd_soc_update_bits(codec, WM8996_MIC_DETECT_1,
2641                                             WM8996_MICD_RATE_MASK,
2642                                             7 << WM8996_MICD_RATE_SHIFT);
2643                 }
2644         }
2645 }
2646
2647 static irqreturn_t wm8996_irq(int irq, void *data)
2648 {
2649         struct snd_soc_codec *codec = data;
2650         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2651         int irq_val;
2652
2653         irq_val = snd_soc_read(codec, WM8996_INTERRUPT_STATUS_2);
2654         if (irq_val < 0) {
2655                 dev_err(codec->dev, "Failed to read IRQ status: %d\n",
2656                         irq_val);
2657                 return IRQ_NONE;
2658         }
2659         irq_val &= ~snd_soc_read(codec, WM8996_INTERRUPT_STATUS_2_MASK);
2660
2661         if (!irq_val)
2662                 return IRQ_NONE;
2663
2664         snd_soc_write(codec, WM8996_INTERRUPT_STATUS_2, irq_val);
2665
2666         if (irq_val & (WM8996_DCS_DONE_01_EINT | WM8996_DCS_DONE_23_EINT)) {
2667                 dev_dbg(codec->dev, "DC servo IRQ\n");
2668                 complete(&wm8996->dcs_done);
2669         }
2670
2671         if (irq_val & WM8996_FIFOS_ERR_EINT)
2672                 dev_err(codec->dev, "Digital core FIFO error\n");
2673
2674         if (irq_val & WM8996_FLL_LOCK_EINT) {
2675                 dev_dbg(codec->dev, "FLL locked\n");
2676                 complete(&wm8996->fll_lock);
2677         }
2678
2679         if (irq_val & WM8996_MICD_EINT)
2680                 wm8996_micd(codec);
2681
2682         if (irq_val & WM8996_HP_DONE_EINT)
2683                 wm8996_hpdet_irq(codec);
2684
2685         return IRQ_HANDLED;
2686 }
2687
2688 static irqreturn_t wm8996_edge_irq(int irq, void *data)
2689 {
2690         irqreturn_t ret = IRQ_NONE;
2691         irqreturn_t val;
2692
2693         do {
2694                 val = wm8996_irq(irq, data);
2695                 if (val != IRQ_NONE)
2696                         ret = val;
2697         } while (val != IRQ_NONE);
2698
2699         return ret;
2700 }
2701
2702 static void wm8996_retune_mobile_pdata(struct snd_soc_codec *codec)
2703 {
2704         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2705         struct wm8996_pdata *pdata = &wm8996->pdata;
2706
2707         struct snd_kcontrol_new controls[] = {
2708                 SOC_ENUM_EXT("DSP1 EQ Mode",
2709                              wm8996->retune_mobile_enum,
2710                              wm8996_get_retune_mobile_enum,
2711                              wm8996_put_retune_mobile_enum),
2712                 SOC_ENUM_EXT("DSP2 EQ Mode",
2713                              wm8996->retune_mobile_enum,
2714                              wm8996_get_retune_mobile_enum,
2715                              wm8996_put_retune_mobile_enum),
2716         };
2717         int ret, i, j;
2718         const char **t;
2719
2720         /* We need an array of texts for the enum API but the number
2721          * of texts is likely to be less than the number of
2722          * configurations due to the sample rate dependency of the
2723          * configurations. */
2724         wm8996->num_retune_mobile_texts = 0;
2725         wm8996->retune_mobile_texts = NULL;
2726         for (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {
2727                 for (j = 0; j < wm8996->num_retune_mobile_texts; j++) {
2728                         if (strcmp(pdata->retune_mobile_cfgs[i].name,
2729                                    wm8996->retune_mobile_texts[j]) == 0)
2730                                 break;
2731                 }
2732
2733                 if (j != wm8996->num_retune_mobile_texts)
2734                         continue;
2735
2736                 /* Expand the array... */
2737                 t = krealloc(wm8996->retune_mobile_texts,
2738                              sizeof(char *) *
2739                              (wm8996->num_retune_mobile_texts + 1),
2740                              GFP_KERNEL);
2741                 if (t == NULL)
2742                         continue;
2743
2744                 /* ...store the new entry... */
2745                 t[wm8996->num_retune_mobile_texts] =
2746                         pdata->retune_mobile_cfgs[i].name;
2747
2748                 /* ...and remember the new version. */
2749                 wm8996->num_retune_mobile_texts++;
2750                 wm8996->retune_mobile_texts = t;
2751         }
2752
2753         dev_dbg(codec->dev, "Allocated %d unique ReTune Mobile names\n",
2754                 wm8996->num_retune_mobile_texts);
2755
2756         wm8996->retune_mobile_enum.max = wm8996->num_retune_mobile_texts;
2757         wm8996->retune_mobile_enum.texts = wm8996->retune_mobile_texts;
2758
2759         ret = snd_soc_add_controls(codec, controls, ARRAY_SIZE(controls));
2760         if (ret != 0)
2761                 dev_err(codec->dev,
2762                         "Failed to add ReTune Mobile controls: %d\n", ret);
2763 }
2764
2765 static const struct regmap_config wm8996_regmap = {
2766         .reg_bits = 16,
2767         .val_bits = 16,
2768
2769         .max_register = WM8996_MAX_REGISTER,
2770         .reg_defaults = wm8996_reg,
2771         .num_reg_defaults = ARRAY_SIZE(wm8996_reg),
2772         .volatile_reg = wm8996_volatile_register,
2773         .readable_reg = wm8996_readable_register,
2774         .cache_type = REGCACHE_RBTREE,
2775 };
2776
2777 static int wm8996_probe(struct snd_soc_codec *codec)
2778 {
2779         int ret;
2780         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
2781         struct i2c_client *i2c = to_i2c_client(codec->dev);
2782         struct snd_soc_dapm_context *dapm = &codec->dapm;
2783         int i, irq_flags;
2784
2785         wm8996->codec = codec;
2786
2787         init_completion(&wm8996->dcs_done);
2788         init_completion(&wm8996->fll_lock);
2789
2790         dapm->idle_bias_off = true;
2791
2792         codec->control_data = wm8996->regmap;
2793
2794         ret = snd_soc_codec_set_cache_io(codec, 16, 16, SND_SOC_REGMAP);
2795         if (ret != 0) {
2796                 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
2797                 goto err;
2798         }
2799
2800         wm8996->disable_nb[0].notifier_call = wm8996_regulator_event_0;
2801         wm8996->disable_nb[1].notifier_call = wm8996_regulator_event_1;
2802         wm8996->disable_nb[2].notifier_call = wm8996_regulator_event_2;
2803
2804         /* This should really be moved into the regulator core */
2805         for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++) {
2806                 ret = regulator_register_notifier(wm8996->supplies[i].consumer,
2807                                                   &wm8996->disable_nb[i]);
2808                 if (ret != 0) {
2809                         dev_err(codec->dev,
2810                                 "Failed to register regulator notifier: %d\n",
2811                                 ret);
2812                 }
2813         }
2814
2815         regcache_cache_only(codec->control_data, true);
2816
2817         /* Apply platform data settings */
2818         snd_soc_update_bits(codec, WM8996_LINE_INPUT_CONTROL,
2819                             WM8996_INL_MODE_MASK | WM8996_INR_MODE_MASK,
2820                             wm8996->pdata.inl_mode << WM8996_INL_MODE_SHIFT |
2821                             wm8996->pdata.inr_mode);
2822
2823         for (i = 0; i < ARRAY_SIZE(wm8996->pdata.gpio_default); i++) {
2824                 if (!wm8996->pdata.gpio_default[i])
2825                         continue;
2826
2827                 snd_soc_write(codec, WM8996_GPIO_1 + i,
2828                               wm8996->pdata.gpio_default[i] & 0xffff);
2829         }
2830
2831         if (wm8996->pdata.spkmute_seq)
2832                 snd_soc_update_bits(codec, WM8996_PDM_SPEAKER_MUTE_SEQUENCE,
2833                                     WM8996_SPK_MUTE_ENDIAN |
2834                                     WM8996_SPK_MUTE_SEQ1_MASK,
2835                                     wm8996->pdata.spkmute_seq);
2836
2837         snd_soc_update_bits(codec, WM8996_ACCESSORY_DETECT_MODE_2,
2838                             WM8996_MICD_BIAS_SRC | WM8996_HPOUT1FB_SRC |
2839                             WM8996_MICD_SRC, wm8996->pdata.micdet_def);
2840
2841         /* Latch volume update bits */
2842         snd_soc_update_bits(codec, WM8996_LEFT_LINE_INPUT_VOLUME,
2843                             WM8996_IN1_VU, WM8996_IN1_VU);
2844         snd_soc_update_bits(codec, WM8996_RIGHT_LINE_INPUT_VOLUME,
2845                             WM8996_IN1_VU, WM8996_IN1_VU);
2846
2847         snd_soc_update_bits(codec, WM8996_DAC1_LEFT_VOLUME,
2848                             WM8996_DAC1_VU, WM8996_DAC1_VU);
2849         snd_soc_update_bits(codec, WM8996_DAC1_RIGHT_VOLUME,
2850                             WM8996_DAC1_VU, WM8996_DAC1_VU);
2851         snd_soc_update_bits(codec, WM8996_DAC2_LEFT_VOLUME,
2852                             WM8996_DAC2_VU, WM8996_DAC2_VU);
2853         snd_soc_update_bits(codec, WM8996_DAC2_RIGHT_VOLUME,
2854                             WM8996_DAC2_VU, WM8996_DAC2_VU);
2855
2856         snd_soc_update_bits(codec, WM8996_OUTPUT1_LEFT_VOLUME,
2857                             WM8996_DAC1_VU, WM8996_DAC1_VU);
2858         snd_soc_update_bits(codec, WM8996_OUTPUT1_RIGHT_VOLUME,
2859                             WM8996_DAC1_VU, WM8996_DAC1_VU);
2860         snd_soc_update_bits(codec, WM8996_OUTPUT2_LEFT_VOLUME,
2861                             WM8996_DAC2_VU, WM8996_DAC2_VU);
2862         snd_soc_update_bits(codec, WM8996_OUTPUT2_RIGHT_VOLUME,
2863                             WM8996_DAC2_VU, WM8996_DAC2_VU);
2864
2865         snd_soc_update_bits(codec, WM8996_DSP1_TX_LEFT_VOLUME,
2866                             WM8996_DSP1TX_VU, WM8996_DSP1TX_VU);
2867         snd_soc_update_bits(codec, WM8996_DSP1_TX_RIGHT_VOLUME,
2868                             WM8996_DSP1TX_VU, WM8996_DSP1TX_VU);
2869         snd_soc_update_bits(codec, WM8996_DSP2_TX_LEFT_VOLUME,
2870                             WM8996_DSP2TX_VU, WM8996_DSP2TX_VU);
2871         snd_soc_update_bits(codec, WM8996_DSP2_TX_RIGHT_VOLUME,
2872                             WM8996_DSP2TX_VU, WM8996_DSP2TX_VU);
2873
2874         snd_soc_update_bits(codec, WM8996_DSP1_RX_LEFT_VOLUME,
2875                             WM8996_DSP1RX_VU, WM8996_DSP1RX_VU);
2876         snd_soc_update_bits(codec, WM8996_DSP1_RX_RIGHT_VOLUME,
2877                             WM8996_DSP1RX_VU, WM8996_DSP1RX_VU);
2878         snd_soc_update_bits(codec, WM8996_DSP2_RX_LEFT_VOLUME,
2879                             WM8996_DSP2RX_VU, WM8996_DSP2RX_VU);
2880         snd_soc_update_bits(codec, WM8996_DSP2_RX_RIGHT_VOLUME,
2881                             WM8996_DSP2RX_VU, WM8996_DSP2RX_VU);
2882
2883         /* No support currently for the underclocked TDM modes and
2884          * pick a default TDM layout with each channel pair working with
2885          * slots 0 and 1. */
2886         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_0_CONFIGURATION,
2887                             WM8996_AIF1RX_CHAN0_SLOTS_MASK |
2888                             WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2889                             1 << WM8996_AIF1RX_CHAN0_SLOTS_SHIFT | 0);
2890         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_1_CONFIGURATION,
2891                             WM8996_AIF1RX_CHAN1_SLOTS_MASK |
2892                             WM8996_AIF1RX_CHAN1_START_SLOT_MASK,
2893                             1 << WM8996_AIF1RX_CHAN1_SLOTS_SHIFT | 1);
2894         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_2_CONFIGURATION,
2895                             WM8996_AIF1RX_CHAN2_SLOTS_MASK |
2896                             WM8996_AIF1RX_CHAN2_START_SLOT_MASK,
2897                             1 << WM8996_AIF1RX_CHAN2_SLOTS_SHIFT | 0);
2898         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_3_CONFIGURATION,
2899                             WM8996_AIF1RX_CHAN3_SLOTS_MASK |
2900                             WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2901                             1 << WM8996_AIF1RX_CHAN3_SLOTS_SHIFT | 1);
2902         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_4_CONFIGURATION,
2903                             WM8996_AIF1RX_CHAN4_SLOTS_MASK |
2904                             WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2905                             1 << WM8996_AIF1RX_CHAN4_SLOTS_SHIFT | 0);
2906         snd_soc_update_bits(codec, WM8996_AIF1RX_CHANNEL_5_CONFIGURATION,
2907                             WM8996_AIF1RX_CHAN5_SLOTS_MASK |
2908                             WM8996_AIF1RX_CHAN0_START_SLOT_MASK,
2909                             1 << WM8996_AIF1RX_CHAN5_SLOTS_SHIFT | 1);
2910
2911         snd_soc_update_bits(codec, WM8996_AIF2RX_CHANNEL_0_CONFIGURATION,
2912                             WM8996_AIF2RX_CHAN0_SLOTS_MASK |
2913                             WM8996_AIF2RX_CHAN0_START_SLOT_MASK,
2914                             1 << WM8996_AIF2RX_CHAN0_SLOTS_SHIFT | 0);
2915         snd_soc_update_bits(codec, WM8996_AIF2RX_CHANNEL_1_CONFIGURATION,
2916                             WM8996_AIF2RX_CHAN1_SLOTS_MASK |
2917                             WM8996_AIF2RX_CHAN1_START_SLOT_MASK,
2918                             1 << WM8996_AIF2RX_CHAN1_SLOTS_SHIFT | 1);
2919
2920         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_0_CONFIGURATION,
2921                             WM8996_AIF1TX_CHAN0_SLOTS_MASK |
2922                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2923                             1 << WM8996_AIF1TX_CHAN0_SLOTS_SHIFT | 0);
2924         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_1_CONFIGURATION,
2925                             WM8996_AIF1TX_CHAN1_SLOTS_MASK |
2926                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2927                             1 << WM8996_AIF1TX_CHAN1_SLOTS_SHIFT | 1);
2928         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_2_CONFIGURATION,
2929                             WM8996_AIF1TX_CHAN2_SLOTS_MASK |
2930                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2931                             1 << WM8996_AIF1TX_CHAN2_SLOTS_SHIFT | 0);
2932         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_3_CONFIGURATION,
2933                             WM8996_AIF1TX_CHAN3_SLOTS_MASK |
2934                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2935                             1 << WM8996_AIF1TX_CHAN3_SLOTS_SHIFT | 1);
2936         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_4_CONFIGURATION,
2937                             WM8996_AIF1TX_CHAN4_SLOTS_MASK |
2938                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2939                             1 << WM8996_AIF1TX_CHAN4_SLOTS_SHIFT | 0);
2940         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_5_CONFIGURATION,
2941                             WM8996_AIF1TX_CHAN5_SLOTS_MASK |
2942                             WM8996_AIF1TX_CHAN0_START_SLOT_MASK,
2943                             1 << WM8996_AIF1TX_CHAN5_SLOTS_SHIFT | 1);
2944
2945         snd_soc_update_bits(codec, WM8996_AIF2TX_CHANNEL_0_CONFIGURATION,
2946                             WM8996_AIF2TX_CHAN0_SLOTS_MASK |
2947                             WM8996_AIF2TX_CHAN0_START_SLOT_MASK,
2948                             1 << WM8996_AIF2TX_CHAN0_SLOTS_SHIFT | 0);
2949         snd_soc_update_bits(codec, WM8996_AIF1TX_CHANNEL_1_CONFIGURATION,
2950                             WM8996_AIF2TX_CHAN1_SLOTS_MASK |
2951                             WM8996_AIF2TX_CHAN1_START_SLOT_MASK,
2952                             1 << WM8996_AIF1TX_CHAN1_SLOTS_SHIFT | 1);
2953
2954         if (wm8996->pdata.num_retune_mobile_cfgs)
2955                 wm8996_retune_mobile_pdata(codec);
2956         else
2957                 snd_soc_add_controls(codec, wm8996_eq_controls,
2958                                      ARRAY_SIZE(wm8996_eq_controls));
2959
2960         /* If the TX LRCLK pins are not in LRCLK mode configure the
2961          * AIFs to source their clocks from the RX LRCLKs.
2962          */
2963         if ((snd_soc_read(codec, WM8996_GPIO_1)))
2964                 snd_soc_update_bits(codec, WM8996_AIF1_TX_LRCLK_2,
2965                                     WM8996_AIF1TX_LRCLK_MODE,
2966                                     WM8996_AIF1TX_LRCLK_MODE);
2967
2968         if ((snd_soc_read(codec, WM8996_GPIO_2)))
2969                 snd_soc_update_bits(codec, WM8996_AIF2_TX_LRCLK_2,
2970                                     WM8996_AIF2TX_LRCLK_MODE,
2971                                     WM8996_AIF2TX_LRCLK_MODE);
2972
2973         if (i2c->irq) {
2974                 if (wm8996->pdata.irq_flags)
2975                         irq_flags = wm8996->pdata.irq_flags;
2976                 else
2977                         irq_flags = IRQF_TRIGGER_LOW;
2978
2979                 irq_flags |= IRQF_ONESHOT;
2980
2981                 if (irq_flags & (IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING))
2982                         ret = request_threaded_irq(i2c->irq, NULL,
2983                                                    wm8996_edge_irq,
2984                                                    irq_flags, "wm8996", codec);
2985                 else
2986                         ret = request_threaded_irq(i2c->irq, NULL, wm8996_irq,
2987                                                    irq_flags, "wm8996", codec);
2988
2989                 if (ret == 0) {
2990                         /* Unmask the interrupt */
2991                         snd_soc_update_bits(codec, WM8996_INTERRUPT_CONTROL,
2992                                             WM8996_IM_IRQ, 0);
2993
2994                         /* Enable error reporting and DC servo status */
2995                         snd_soc_update_bits(codec,
2996                                             WM8996_INTERRUPT_STATUS_2_MASK,
2997                                             WM8996_IM_DCS_DONE_23_EINT |
2998                                             WM8996_IM_DCS_DONE_01_EINT |
2999                                             WM8996_IM_FLL_LOCK_EINT |
3000                                             WM8996_IM_FIFOS_ERR_EINT,
3001                                             0);
3002                 } else {
3003                         dev_err(codec->dev, "Failed to request IRQ: %d\n",
3004                                 ret);
3005                 }
3006         }
3007
3008         return 0;
3009
3010 err:
3011         return ret;
3012 }
3013
3014 static int wm8996_remove(struct snd_soc_codec *codec)
3015 {
3016         struct wm8996_priv *wm8996 = snd_soc_codec_get_drvdata(codec);
3017         struct i2c_client *i2c = to_i2c_client(codec->dev);
3018         int i;
3019
3020         snd_soc_update_bits(codec, WM8996_INTERRUPT_CONTROL,
3021                             WM8996_IM_IRQ, WM8996_IM_IRQ);
3022
3023         if (i2c->irq)
3024                 free_irq(i2c->irq, codec);
3025
3026         for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++)
3027                 regulator_unregister_notifier(wm8996->supplies[i].consumer,
3028                                               &wm8996->disable_nb[i]);
3029         regulator_put(wm8996->cpvdd);
3030         regulator_bulk_free(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
3031
3032         return 0;
3033 }
3034
3035 static struct snd_soc_codec_driver soc_codec_dev_wm8996 = {
3036         .probe =        wm8996_probe,
3037         .remove =       wm8996_remove,
3038         .set_bias_level = wm8996_set_bias_level,
3039         .seq_notifier = wm8996_seq_notifier,
3040         .controls = wm8996_snd_controls,
3041         .num_controls = ARRAY_SIZE(wm8996_snd_controls),
3042         .dapm_widgets = wm8996_dapm_widgets,
3043         .num_dapm_widgets = ARRAY_SIZE(wm8996_dapm_widgets),
3044         .dapm_routes = wm8996_dapm_routes,
3045         .num_dapm_routes = ARRAY_SIZE(wm8996_dapm_routes),
3046         .set_pll = wm8996_set_fll,
3047 };
3048
3049 #define WM8996_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
3050                       SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000)
3051 #define WM8996_FORMATS (SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE |\
3052                         SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE |\
3053                         SNDRV_PCM_FMTBIT_S32_LE)
3054
3055 static struct snd_soc_dai_ops wm8996_dai_ops = {
3056         .set_fmt = wm8996_set_fmt,
3057         .hw_params = wm8996_hw_params,
3058         .set_sysclk = wm8996_set_sysclk,
3059 };
3060
3061 static struct snd_soc_dai_driver wm8996_dai[] = {
3062         {
3063                 .name = "wm8996-aif1",
3064                 .playback = {
3065                         .stream_name = "AIF1 Playback",
3066                         .channels_min = 1,
3067                         .channels_max = 6,
3068                         .rates = WM8996_RATES,
3069                         .formats = WM8996_FORMATS,
3070                 },
3071                 .capture = {
3072                          .stream_name = "AIF1 Capture",
3073                          .channels_min = 1,
3074                          .channels_max = 6,
3075                          .rates = WM8996_RATES,
3076                          .formats = WM8996_FORMATS,
3077                  },
3078                 .ops = &wm8996_dai_ops,
3079         },
3080         {
3081                 .name = "wm8996-aif2",
3082                 .playback = {
3083                         .stream_name = "AIF2 Playback",
3084                         .channels_min = 1,
3085                         .channels_max = 2,
3086                         .rates = WM8996_RATES,
3087                         .formats = WM8996_FORMATS,
3088                 },
3089                 .capture = {
3090                          .stream_name = "AIF2 Capture",
3091                          .channels_min = 1,
3092                          .channels_max = 2,
3093                          .rates = WM8996_RATES,
3094                          .formats = WM8996_FORMATS,
3095                  },
3096                 .ops = &wm8996_dai_ops,
3097         },
3098 };
3099
3100 static __devinit int wm8996_i2c_probe(struct i2c_client *i2c,
3101                                       const struct i2c_device_id *id)
3102 {
3103         struct wm8996_priv *wm8996;
3104         int ret, i;
3105         unsigned int reg;
3106
3107         wm8996 = kzalloc(sizeof(struct wm8996_priv), GFP_KERNEL);
3108         if (wm8996 == NULL)
3109                 return -ENOMEM;
3110
3111         i2c_set_clientdata(i2c, wm8996);
3112         wm8996->dev = &i2c->dev;
3113
3114         if (dev_get_platdata(&i2c->dev))
3115                 memcpy(&wm8996->pdata, dev_get_platdata(&i2c->dev),
3116                        sizeof(wm8996->pdata));
3117
3118         if (wm8996->pdata.ldo_ena > 0) {
3119                 ret = gpio_request_one(wm8996->pdata.ldo_ena,
3120                                        GPIOF_OUT_INIT_LOW, "WM8996 ENA");
3121                 if (ret < 0) {
3122                         dev_err(&i2c->dev, "Failed to request GPIO %d: %d\n",
3123                                 wm8996->pdata.ldo_ena, ret);
3124                         goto err;
3125                 }
3126         }
3127
3128         for (i = 0; i < ARRAY_SIZE(wm8996->supplies); i++)
3129                 wm8996->supplies[i].supply = wm8996_supply_names[i];
3130
3131         ret = regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm8996->supplies),
3132                                  wm8996->supplies);
3133         if (ret != 0) {
3134                 dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);
3135                 goto err_gpio;
3136         }
3137
3138         wm8996->cpvdd = regulator_get(&i2c->dev, "CPVDD");
3139         if (IS_ERR(wm8996->cpvdd)) {
3140                 ret = PTR_ERR(wm8996->cpvdd);
3141                 dev_err(&i2c->dev, "Failed to get CPVDD: %d\n", ret);
3142                 goto err_get;
3143         }
3144
3145         ret = regulator_bulk_enable(ARRAY_SIZE(wm8996->supplies),
3146                                     wm8996->supplies);
3147         if (ret != 0) {
3148                 dev_err(&i2c->dev, "Failed to enable supplies: %d\n", ret);
3149                 goto err_cpvdd;
3150         }
3151
3152         if (wm8996->pdata.ldo_ena > 0) {
3153                 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 1);
3154                 msleep(5);
3155         }
3156
3157         wm8996->regmap = regmap_init_i2c(i2c, &wm8996_regmap);
3158         if (IS_ERR(wm8996->regmap)) {
3159                 ret = PTR_ERR(wm8996->regmap);
3160                 dev_err(&i2c->dev, "regmap_init() failed: %d\n", ret);
3161                 goto err_enable;
3162         }
3163
3164         ret = regmap_read(wm8996->regmap, WM8996_SOFTWARE_RESET, &reg);
3165         if (ret < 0) {
3166                 dev_err(&i2c->dev, "Failed to read ID register: %d\n", ret);
3167                 goto err_regmap;
3168         }
3169         if (reg != 0x8915) {
3170                 dev_err(&i2c->dev, "Device is not a WM8996, ID %x\n", ret);
3171                 ret = -EINVAL;
3172                 goto err_regmap;
3173         }
3174
3175         ret = regmap_read(wm8996->regmap, WM8996_CHIP_REVISION, &reg);
3176         if (ret < 0) {
3177                 dev_err(&i2c->dev, "Failed to read device revision: %d\n",
3178                         ret);
3179                 goto err_regmap;
3180         }
3181
3182         dev_info(&i2c->dev, "revision %c\n",
3183                  (reg & WM8996_CHIP_REV_MASK) + 'A');
3184
3185         regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
3186
3187         ret = wm8996_reset(wm8996);
3188         if (ret < 0) {
3189                 dev_err(&i2c->dev, "Failed to issue reset\n");
3190                 goto err_regmap;
3191         }
3192
3193         wm8996_init_gpio(wm8996);
3194
3195         ret = snd_soc_register_codec(&i2c->dev,
3196                                      &soc_codec_dev_wm8996, wm8996_dai,
3197                                      ARRAY_SIZE(wm8996_dai));
3198         if (ret < 0)
3199                 goto err_gpiolib;
3200
3201         return ret;
3202
3203 err_gpiolib:
3204         wm8996_free_gpio(wm8996);
3205 err_regmap:
3206         regmap_exit(wm8996->regmap);
3207 err_enable:
3208         if (wm8996->pdata.ldo_ena > 0)
3209                 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
3210         regulator_bulk_disable(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
3211 err_cpvdd:
3212         regulator_put(wm8996->cpvdd);
3213 err_get:
3214         regulator_bulk_free(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
3215 err_gpio:
3216         if (wm8996->pdata.ldo_ena > 0)
3217                 gpio_free(wm8996->pdata.ldo_ena);
3218 err:
3219         kfree(wm8996);
3220
3221         return ret;
3222 }
3223
3224 static __devexit int wm8996_i2c_remove(struct i2c_client *client)
3225 {
3226         struct wm8996_priv *wm8996 = i2c_get_clientdata(client);
3227
3228         snd_soc_unregister_codec(&client->dev);
3229         wm8996_free_gpio(wm8996);
3230         regulator_put(wm8996->cpvdd);
3231         regulator_bulk_free(ARRAY_SIZE(wm8996->supplies), wm8996->supplies);
3232         regmap_exit(wm8996->regmap);
3233         if (wm8996->pdata.ldo_ena > 0) {
3234                 gpio_set_value_cansleep(wm8996->pdata.ldo_ena, 0);
3235                 gpio_free(wm8996->pdata.ldo_ena);
3236         }
3237         kfree(wm8996);
3238         return 0;
3239 }
3240
3241 static const struct i2c_device_id wm8996_i2c_id[] = {
3242         { "wm8996", 0 },
3243         { }
3244 };
3245 MODULE_DEVICE_TABLE(i2c, wm8996_i2c_id);
3246
3247 static struct i2c_driver wm8996_i2c_driver = {
3248         .driver = {
3249                 .name = "wm8996",
3250                 .owner = THIS_MODULE,
3251         },
3252         .probe =    wm8996_i2c_probe,
3253         .remove =   __devexit_p(wm8996_i2c_remove),
3254         .id_table = wm8996_i2c_id,
3255 };
3256
3257 static int __init wm8996_modinit(void)
3258 {
3259         int ret;
3260
3261         ret = i2c_add_driver(&wm8996_i2c_driver);
3262         if (ret != 0) {
3263                 printk(KERN_ERR "Failed to register WM8996 I2C driver: %d\n",
3264                        ret);
3265         }
3266
3267         return ret;
3268 }
3269 module_init(wm8996_modinit);
3270
3271 static void __exit wm8996_exit(void)
3272 {
3273         i2c_del_driver(&wm8996_i2c_driver);
3274 }
3275 module_exit(wm8996_exit);
3276
3277 MODULE_DESCRIPTION("ASoC WM8996 driver");
3278 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
3279 MODULE_LICENSE("GPL");