]> Pileus Git - ~andy/linux/blob - drivers/video/omap2/dss/rfbi.c
OMAPDSS: alloc dssdevs dynamically
[~andy/linux] / drivers / video / omap2 / dss / rfbi.c
1 /*
2  * linux/drivers/video/omap2/dss/rfbi.c
3  *
4  * Copyright (C) 2009 Nokia Corporation
5  * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
6  *
7  * Some code and ideas taken from drivers/video/omap/ driver
8  * by Imre Deak.
9  *
10  * This program is free software; you can redistribute it and/or modify it
11  * under the terms of the GNU General Public License version 2 as published by
12  * the Free Software Foundation.
13  *
14  * This program is distributed in the hope that it will be useful, but WITHOUT
15  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
17  * more details.
18  *
19  * You should have received a copy of the GNU General Public License along with
20  * this program.  If not, see <http://www.gnu.org/licenses/>.
21  */
22
23 #define DSS_SUBSYS_NAME "RFBI"
24
25 #include <linux/kernel.h>
26 #include <linux/dma-mapping.h>
27 #include <linux/export.h>
28 #include <linux/vmalloc.h>
29 #include <linux/clk.h>
30 #include <linux/io.h>
31 #include <linux/delay.h>
32 #include <linux/kfifo.h>
33 #include <linux/ktime.h>
34 #include <linux/hrtimer.h>
35 #include <linux/seq_file.h>
36 #include <linux/semaphore.h>
37 #include <linux/platform_device.h>
38 #include <linux/pm_runtime.h>
39
40 #include <video/omapdss.h>
41 #include "dss.h"
42
43 struct rfbi_reg { u16 idx; };
44
45 #define RFBI_REG(idx)           ((const struct rfbi_reg) { idx })
46
47 #define RFBI_REVISION           RFBI_REG(0x0000)
48 #define RFBI_SYSCONFIG          RFBI_REG(0x0010)
49 #define RFBI_SYSSTATUS          RFBI_REG(0x0014)
50 #define RFBI_CONTROL            RFBI_REG(0x0040)
51 #define RFBI_PIXEL_CNT          RFBI_REG(0x0044)
52 #define RFBI_LINE_NUMBER        RFBI_REG(0x0048)
53 #define RFBI_CMD                RFBI_REG(0x004c)
54 #define RFBI_PARAM              RFBI_REG(0x0050)
55 #define RFBI_DATA               RFBI_REG(0x0054)
56 #define RFBI_READ               RFBI_REG(0x0058)
57 #define RFBI_STATUS             RFBI_REG(0x005c)
58
59 #define RFBI_CONFIG(n)          RFBI_REG(0x0060 + (n)*0x18)
60 #define RFBI_ONOFF_TIME(n)      RFBI_REG(0x0064 + (n)*0x18)
61 #define RFBI_CYCLE_TIME(n)      RFBI_REG(0x0068 + (n)*0x18)
62 #define RFBI_DATA_CYCLE1(n)     RFBI_REG(0x006c + (n)*0x18)
63 #define RFBI_DATA_CYCLE2(n)     RFBI_REG(0x0070 + (n)*0x18)
64 #define RFBI_DATA_CYCLE3(n)     RFBI_REG(0x0074 + (n)*0x18)
65
66 #define RFBI_VSYNC_WIDTH        RFBI_REG(0x0090)
67 #define RFBI_HSYNC_WIDTH        RFBI_REG(0x0094)
68
69 #define REG_FLD_MOD(idx, val, start, end) \
70         rfbi_write_reg(idx, FLD_MOD(rfbi_read_reg(idx), val, start, end))
71
72 enum omap_rfbi_cycleformat {
73         OMAP_DSS_RFBI_CYCLEFORMAT_1_1 = 0,
74         OMAP_DSS_RFBI_CYCLEFORMAT_2_1 = 1,
75         OMAP_DSS_RFBI_CYCLEFORMAT_3_1 = 2,
76         OMAP_DSS_RFBI_CYCLEFORMAT_3_2 = 3,
77 };
78
79 enum omap_rfbi_datatype {
80         OMAP_DSS_RFBI_DATATYPE_12 = 0,
81         OMAP_DSS_RFBI_DATATYPE_16 = 1,
82         OMAP_DSS_RFBI_DATATYPE_18 = 2,
83         OMAP_DSS_RFBI_DATATYPE_24 = 3,
84 };
85
86 enum omap_rfbi_parallelmode {
87         OMAP_DSS_RFBI_PARALLELMODE_8 = 0,
88         OMAP_DSS_RFBI_PARALLELMODE_9 = 1,
89         OMAP_DSS_RFBI_PARALLELMODE_12 = 2,
90         OMAP_DSS_RFBI_PARALLELMODE_16 = 3,
91 };
92
93 static int rfbi_convert_timings(struct rfbi_timings *t);
94 static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div);
95
96 static struct {
97         struct platform_device *pdev;
98         void __iomem    *base;
99
100         unsigned long   l4_khz;
101
102         enum omap_rfbi_datatype datatype;
103         enum omap_rfbi_parallelmode parallelmode;
104
105         enum omap_rfbi_te_mode te_mode;
106         int te_enabled;
107
108         void (*framedone_callback)(void *data);
109         void *framedone_callback_data;
110
111         struct omap_dss_device *dssdev[2];
112
113         struct semaphore bus_lock;
114
115         struct omap_video_timings timings;
116         int pixel_size;
117         int data_lines;
118         struct rfbi_timings intf_timings;
119 } rfbi;
120
121 static inline void rfbi_write_reg(const struct rfbi_reg idx, u32 val)
122 {
123         __raw_writel(val, rfbi.base + idx.idx);
124 }
125
126 static inline u32 rfbi_read_reg(const struct rfbi_reg idx)
127 {
128         return __raw_readl(rfbi.base + idx.idx);
129 }
130
131 static int rfbi_runtime_get(void)
132 {
133         int r;
134
135         DSSDBG("rfbi_runtime_get\n");
136
137         r = pm_runtime_get_sync(&rfbi.pdev->dev);
138         WARN_ON(r < 0);
139         return r < 0 ? r : 0;
140 }
141
142 static void rfbi_runtime_put(void)
143 {
144         int r;
145
146         DSSDBG("rfbi_runtime_put\n");
147
148         r = pm_runtime_put_sync(&rfbi.pdev->dev);
149         WARN_ON(r < 0 && r != -ENOSYS);
150 }
151
152 void rfbi_bus_lock(void)
153 {
154         down(&rfbi.bus_lock);
155 }
156 EXPORT_SYMBOL(rfbi_bus_lock);
157
158 void rfbi_bus_unlock(void)
159 {
160         up(&rfbi.bus_lock);
161 }
162 EXPORT_SYMBOL(rfbi_bus_unlock);
163
164 void omap_rfbi_write_command(const void *buf, u32 len)
165 {
166         switch (rfbi.parallelmode) {
167         case OMAP_DSS_RFBI_PARALLELMODE_8:
168         {
169                 const u8 *b = buf;
170                 for (; len; len--)
171                         rfbi_write_reg(RFBI_CMD, *b++);
172                 break;
173         }
174
175         case OMAP_DSS_RFBI_PARALLELMODE_16:
176         {
177                 const u16 *w = buf;
178                 BUG_ON(len & 1);
179                 for (; len; len -= 2)
180                         rfbi_write_reg(RFBI_CMD, *w++);
181                 break;
182         }
183
184         case OMAP_DSS_RFBI_PARALLELMODE_9:
185         case OMAP_DSS_RFBI_PARALLELMODE_12:
186         default:
187                 BUG();
188         }
189 }
190 EXPORT_SYMBOL(omap_rfbi_write_command);
191
192 void omap_rfbi_read_data(void *buf, u32 len)
193 {
194         switch (rfbi.parallelmode) {
195         case OMAP_DSS_RFBI_PARALLELMODE_8:
196         {
197                 u8 *b = buf;
198                 for (; len; len--) {
199                         rfbi_write_reg(RFBI_READ, 0);
200                         *b++ = rfbi_read_reg(RFBI_READ);
201                 }
202                 break;
203         }
204
205         case OMAP_DSS_RFBI_PARALLELMODE_16:
206         {
207                 u16 *w = buf;
208                 BUG_ON(len & ~1);
209                 for (; len; len -= 2) {
210                         rfbi_write_reg(RFBI_READ, 0);
211                         *w++ = rfbi_read_reg(RFBI_READ);
212                 }
213                 break;
214         }
215
216         case OMAP_DSS_RFBI_PARALLELMODE_9:
217         case OMAP_DSS_RFBI_PARALLELMODE_12:
218         default:
219                 BUG();
220         }
221 }
222 EXPORT_SYMBOL(omap_rfbi_read_data);
223
224 void omap_rfbi_write_data(const void *buf, u32 len)
225 {
226         switch (rfbi.parallelmode) {
227         case OMAP_DSS_RFBI_PARALLELMODE_8:
228         {
229                 const u8 *b = buf;
230                 for (; len; len--)
231                         rfbi_write_reg(RFBI_PARAM, *b++);
232                 break;
233         }
234
235         case OMAP_DSS_RFBI_PARALLELMODE_16:
236         {
237                 const u16 *w = buf;
238                 BUG_ON(len & 1);
239                 for (; len; len -= 2)
240                         rfbi_write_reg(RFBI_PARAM, *w++);
241                 break;
242         }
243
244         case OMAP_DSS_RFBI_PARALLELMODE_9:
245         case OMAP_DSS_RFBI_PARALLELMODE_12:
246         default:
247                 BUG();
248
249         }
250 }
251 EXPORT_SYMBOL(omap_rfbi_write_data);
252
253 void omap_rfbi_write_pixels(const void __iomem *buf, int scr_width,
254                 u16 x, u16 y,
255                 u16 w, u16 h)
256 {
257         int start_offset = scr_width * y + x;
258         int horiz_offset = scr_width - w;
259         int i;
260
261         if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_16 &&
262            rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_8) {
263                 const u16 __iomem *pd = buf;
264                 pd += start_offset;
265
266                 for (; h; --h) {
267                         for (i = 0; i < w; ++i) {
268                                 const u8 __iomem *b = (const u8 __iomem *)pd;
269                                 rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
270                                 rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
271                                 ++pd;
272                         }
273                         pd += horiz_offset;
274                 }
275         } else if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_24 &&
276            rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_8) {
277                 const u32 __iomem *pd = buf;
278                 pd += start_offset;
279
280                 for (; h; --h) {
281                         for (i = 0; i < w; ++i) {
282                                 const u8 __iomem *b = (const u8 __iomem *)pd;
283                                 rfbi_write_reg(RFBI_PARAM, __raw_readb(b+2));
284                                 rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
285                                 rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
286                                 ++pd;
287                         }
288                         pd += horiz_offset;
289                 }
290         } else if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_16 &&
291            rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_16) {
292                 const u16 __iomem *pd = buf;
293                 pd += start_offset;
294
295                 for (; h; --h) {
296                         for (i = 0; i < w; ++i) {
297                                 rfbi_write_reg(RFBI_PARAM, __raw_readw(pd));
298                                 ++pd;
299                         }
300                         pd += horiz_offset;
301                 }
302         } else {
303                 BUG();
304         }
305 }
306 EXPORT_SYMBOL(omap_rfbi_write_pixels);
307
308 static int rfbi_transfer_area(struct omap_dss_device *dssdev,
309                 void (*callback)(void *data), void *data)
310 {
311         u32 l;
312         int r;
313         u16 width = rfbi.timings.x_res;
314         u16 height = rfbi.timings.y_res;
315
316         /*BUG_ON(callback == 0);*/
317         BUG_ON(rfbi.framedone_callback != NULL);
318
319         DSSDBG("rfbi_transfer_area %dx%d\n", width, height);
320
321         dss_mgr_set_timings(dssdev->manager, &rfbi.timings);
322
323         r = dss_mgr_enable(dssdev->manager);
324         if (r)
325                 return r;
326
327         rfbi.framedone_callback = callback;
328         rfbi.framedone_callback_data = data;
329
330         rfbi_write_reg(RFBI_PIXEL_CNT, width * height);
331
332         l = rfbi_read_reg(RFBI_CONTROL);
333         l = FLD_MOD(l, 1, 0, 0); /* enable */
334         if (!rfbi.te_enabled)
335                 l = FLD_MOD(l, 1, 4, 4); /* ITE */
336
337         rfbi_write_reg(RFBI_CONTROL, l);
338
339         return 0;
340 }
341
342 static void framedone_callback(void *data, u32 mask)
343 {
344         void (*callback)(void *data);
345
346         DSSDBG("FRAMEDONE\n");
347
348         REG_FLD_MOD(RFBI_CONTROL, 0, 0, 0);
349
350         callback = rfbi.framedone_callback;
351         rfbi.framedone_callback = NULL;
352
353         if (callback != NULL)
354                 callback(rfbi.framedone_callback_data);
355 }
356
357 #if 1 /* VERBOSE */
358 static void rfbi_print_timings(void)
359 {
360         u32 l;
361         u32 time;
362
363         l = rfbi_read_reg(RFBI_CONFIG(0));
364         time = 1000000000 / rfbi.l4_khz;
365         if (l & (1 << 4))
366                 time *= 2;
367
368         DSSDBG("Tick time %u ps\n", time);
369         l = rfbi_read_reg(RFBI_ONOFF_TIME(0));
370         DSSDBG("CSONTIME %d, CSOFFTIME %d, WEONTIME %d, WEOFFTIME %d, "
371                 "REONTIME %d, REOFFTIME %d\n",
372                 l & 0x0f, (l >> 4) & 0x3f, (l >> 10) & 0x0f, (l >> 14) & 0x3f,
373                 (l >> 20) & 0x0f, (l >> 24) & 0x3f);
374
375         l = rfbi_read_reg(RFBI_CYCLE_TIME(0));
376         DSSDBG("WECYCLETIME %d, RECYCLETIME %d, CSPULSEWIDTH %d, "
377                 "ACCESSTIME %d\n",
378                 (l & 0x3f), (l >> 6) & 0x3f, (l >> 12) & 0x3f,
379                 (l >> 22) & 0x3f);
380 }
381 #else
382 static void rfbi_print_timings(void) {}
383 #endif
384
385
386
387
388 static u32 extif_clk_period;
389
390 static inline unsigned long round_to_extif_ticks(unsigned long ps, int div)
391 {
392         int bus_tick = extif_clk_period * div;
393         return (ps + bus_tick - 1) / bus_tick * bus_tick;
394 }
395
396 static int calc_reg_timing(struct rfbi_timings *t, int div)
397 {
398         t->clk_div = div;
399
400         t->cs_on_time = round_to_extif_ticks(t->cs_on_time, div);
401
402         t->we_on_time = round_to_extif_ticks(t->we_on_time, div);
403         t->we_off_time = round_to_extif_ticks(t->we_off_time, div);
404         t->we_cycle_time = round_to_extif_ticks(t->we_cycle_time, div);
405
406         t->re_on_time = round_to_extif_ticks(t->re_on_time, div);
407         t->re_off_time = round_to_extif_ticks(t->re_off_time, div);
408         t->re_cycle_time = round_to_extif_ticks(t->re_cycle_time, div);
409
410         t->access_time = round_to_extif_ticks(t->access_time, div);
411         t->cs_off_time = round_to_extif_ticks(t->cs_off_time, div);
412         t->cs_pulse_width = round_to_extif_ticks(t->cs_pulse_width, div);
413
414         DSSDBG("[reg]cson %d csoff %d reon %d reoff %d\n",
415                t->cs_on_time, t->cs_off_time, t->re_on_time, t->re_off_time);
416         DSSDBG("[reg]weon %d weoff %d recyc %d wecyc %d\n",
417                t->we_on_time, t->we_off_time, t->re_cycle_time,
418                t->we_cycle_time);
419         DSSDBG("[reg]rdaccess %d cspulse %d\n",
420                t->access_time, t->cs_pulse_width);
421
422         return rfbi_convert_timings(t);
423 }
424
425 static int calc_extif_timings(struct rfbi_timings *t)
426 {
427         u32 max_clk_div;
428         int div;
429
430         rfbi_get_clk_info(&extif_clk_period, &max_clk_div);
431         for (div = 1; div <= max_clk_div; div++) {
432                 if (calc_reg_timing(t, div) == 0)
433                         break;
434         }
435
436         if (div <= max_clk_div)
437                 return 0;
438
439         DSSERR("can't setup timings\n");
440         return -1;
441 }
442
443
444 static void rfbi_set_timings(int rfbi_module, struct rfbi_timings *t)
445 {
446         int r;
447
448         if (!t->converted) {
449                 r = calc_extif_timings(t);
450                 if (r < 0)
451                         DSSERR("Failed to calc timings\n");
452         }
453
454         BUG_ON(!t->converted);
455
456         rfbi_write_reg(RFBI_ONOFF_TIME(rfbi_module), t->tim[0]);
457         rfbi_write_reg(RFBI_CYCLE_TIME(rfbi_module), t->tim[1]);
458
459         /* TIMEGRANULARITY */
460         REG_FLD_MOD(RFBI_CONFIG(rfbi_module),
461                     (t->tim[2] ? 1 : 0), 4, 4);
462
463         rfbi_print_timings();
464 }
465
466 static int ps_to_rfbi_ticks(int time, int div)
467 {
468         unsigned long tick_ps;
469         int ret;
470
471         /* Calculate in picosecs to yield more exact results */
472         tick_ps = 1000000000 / (rfbi.l4_khz) * div;
473
474         ret = (time + tick_ps - 1) / tick_ps;
475
476         return ret;
477 }
478
479 static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div)
480 {
481         *clk_period = 1000000000 / rfbi.l4_khz;
482         *max_clk_div = 2;
483 }
484
485 static int rfbi_convert_timings(struct rfbi_timings *t)
486 {
487         u32 l;
488         int reon, reoff, weon, weoff, cson, csoff, cs_pulse;
489         int actim, recyc, wecyc;
490         int div = t->clk_div;
491
492         if (div <= 0 || div > 2)
493                 return -1;
494
495         /* Make sure that after conversion it still holds that:
496          * weoff > weon, reoff > reon, recyc >= reoff, wecyc >= weoff,
497          * csoff > cson, csoff >= max(weoff, reoff), actim > reon
498          */
499         weon = ps_to_rfbi_ticks(t->we_on_time, div);
500         weoff = ps_to_rfbi_ticks(t->we_off_time, div);
501         if (weoff <= weon)
502                 weoff = weon + 1;
503         if (weon > 0x0f)
504                 return -1;
505         if (weoff > 0x3f)
506                 return -1;
507
508         reon = ps_to_rfbi_ticks(t->re_on_time, div);
509         reoff = ps_to_rfbi_ticks(t->re_off_time, div);
510         if (reoff <= reon)
511                 reoff = reon + 1;
512         if (reon > 0x0f)
513                 return -1;
514         if (reoff > 0x3f)
515                 return -1;
516
517         cson = ps_to_rfbi_ticks(t->cs_on_time, div);
518         csoff = ps_to_rfbi_ticks(t->cs_off_time, div);
519         if (csoff <= cson)
520                 csoff = cson + 1;
521         if (csoff < max(weoff, reoff))
522                 csoff = max(weoff, reoff);
523         if (cson > 0x0f)
524                 return -1;
525         if (csoff > 0x3f)
526                 return -1;
527
528         l =  cson;
529         l |= csoff << 4;
530         l |= weon  << 10;
531         l |= weoff << 14;
532         l |= reon  << 20;
533         l |= reoff << 24;
534
535         t->tim[0] = l;
536
537         actim = ps_to_rfbi_ticks(t->access_time, div);
538         if (actim <= reon)
539                 actim = reon + 1;
540         if (actim > 0x3f)
541                 return -1;
542
543         wecyc = ps_to_rfbi_ticks(t->we_cycle_time, div);
544         if (wecyc < weoff)
545                 wecyc = weoff;
546         if (wecyc > 0x3f)
547                 return -1;
548
549         recyc = ps_to_rfbi_ticks(t->re_cycle_time, div);
550         if (recyc < reoff)
551                 recyc = reoff;
552         if (recyc > 0x3f)
553                 return -1;
554
555         cs_pulse = ps_to_rfbi_ticks(t->cs_pulse_width, div);
556         if (cs_pulse > 0x3f)
557                 return -1;
558
559         l =  wecyc;
560         l |= recyc    << 6;
561         l |= cs_pulse << 12;
562         l |= actim    << 22;
563
564         t->tim[1] = l;
565
566         t->tim[2] = div - 1;
567
568         t->converted = 1;
569
570         return 0;
571 }
572
573 /* xxx FIX module selection missing */
574 int omap_rfbi_setup_te(enum omap_rfbi_te_mode mode,
575                              unsigned hs_pulse_time, unsigned vs_pulse_time,
576                              int hs_pol_inv, int vs_pol_inv, int extif_div)
577 {
578         int hs, vs;
579         int min;
580         u32 l;
581
582         hs = ps_to_rfbi_ticks(hs_pulse_time, 1);
583         vs = ps_to_rfbi_ticks(vs_pulse_time, 1);
584         if (hs < 2)
585                 return -EDOM;
586         if (mode == OMAP_DSS_RFBI_TE_MODE_2)
587                 min = 2;
588         else /* OMAP_DSS_RFBI_TE_MODE_1 */
589                 min = 4;
590         if (vs < min)
591                 return -EDOM;
592         if (vs == hs)
593                 return -EINVAL;
594         rfbi.te_mode = mode;
595         DSSDBG("setup_te: mode %d hs %d vs %d hs_inv %d vs_inv %d\n",
596                 mode, hs, vs, hs_pol_inv, vs_pol_inv);
597
598         rfbi_write_reg(RFBI_HSYNC_WIDTH, hs);
599         rfbi_write_reg(RFBI_VSYNC_WIDTH, vs);
600
601         l = rfbi_read_reg(RFBI_CONFIG(0));
602         if (hs_pol_inv)
603                 l &= ~(1 << 21);
604         else
605                 l |= 1 << 21;
606         if (vs_pol_inv)
607                 l &= ~(1 << 20);
608         else
609                 l |= 1 << 20;
610
611         return 0;
612 }
613 EXPORT_SYMBOL(omap_rfbi_setup_te);
614
615 /* xxx FIX module selection missing */
616 int omap_rfbi_enable_te(bool enable, unsigned line)
617 {
618         u32 l;
619
620         DSSDBG("te %d line %d mode %d\n", enable, line, rfbi.te_mode);
621         if (line > (1 << 11) - 1)
622                 return -EINVAL;
623
624         l = rfbi_read_reg(RFBI_CONFIG(0));
625         l &= ~(0x3 << 2);
626         if (enable) {
627                 rfbi.te_enabled = 1;
628                 l |= rfbi.te_mode << 2;
629         } else
630                 rfbi.te_enabled = 0;
631         rfbi_write_reg(RFBI_CONFIG(0), l);
632         rfbi_write_reg(RFBI_LINE_NUMBER, line);
633
634         return 0;
635 }
636 EXPORT_SYMBOL(omap_rfbi_enable_te);
637
638 static int rfbi_configure(int rfbi_module, int bpp, int lines)
639 {
640         u32 l;
641         int cycle1 = 0, cycle2 = 0, cycle3 = 0;
642         enum omap_rfbi_cycleformat cycleformat;
643         enum omap_rfbi_datatype datatype;
644         enum omap_rfbi_parallelmode parallelmode;
645
646         switch (bpp) {
647         case 12:
648                 datatype = OMAP_DSS_RFBI_DATATYPE_12;
649                 break;
650         case 16:
651                 datatype = OMAP_DSS_RFBI_DATATYPE_16;
652                 break;
653         case 18:
654                 datatype = OMAP_DSS_RFBI_DATATYPE_18;
655                 break;
656         case 24:
657                 datatype = OMAP_DSS_RFBI_DATATYPE_24;
658                 break;
659         default:
660                 BUG();
661                 return 1;
662         }
663         rfbi.datatype = datatype;
664
665         switch (lines) {
666         case 8:
667                 parallelmode = OMAP_DSS_RFBI_PARALLELMODE_8;
668                 break;
669         case 9:
670                 parallelmode = OMAP_DSS_RFBI_PARALLELMODE_9;
671                 break;
672         case 12:
673                 parallelmode = OMAP_DSS_RFBI_PARALLELMODE_12;
674                 break;
675         case 16:
676                 parallelmode = OMAP_DSS_RFBI_PARALLELMODE_16;
677                 break;
678         default:
679                 BUG();
680                 return 1;
681         }
682         rfbi.parallelmode = parallelmode;
683
684         if ((bpp % lines) == 0) {
685                 switch (bpp / lines) {
686                 case 1:
687                         cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_1_1;
688                         break;
689                 case 2:
690                         cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_2_1;
691                         break;
692                 case 3:
693                         cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_1;
694                         break;
695                 default:
696                         BUG();
697                         return 1;
698                 }
699         } else if ((2 * bpp % lines) == 0) {
700                 if ((2 * bpp / lines) == 3)
701                         cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_2;
702                 else {
703                         BUG();
704                         return 1;
705                 }
706         } else {
707                 BUG();
708                 return 1;
709         }
710
711         switch (cycleformat) {
712         case OMAP_DSS_RFBI_CYCLEFORMAT_1_1:
713                 cycle1 = lines;
714                 break;
715
716         case OMAP_DSS_RFBI_CYCLEFORMAT_2_1:
717                 cycle1 = lines;
718                 cycle2 = lines;
719                 break;
720
721         case OMAP_DSS_RFBI_CYCLEFORMAT_3_1:
722                 cycle1 = lines;
723                 cycle2 = lines;
724                 cycle3 = lines;
725                 break;
726
727         case OMAP_DSS_RFBI_CYCLEFORMAT_3_2:
728                 cycle1 = lines;
729                 cycle2 = (lines / 2) | ((lines / 2) << 16);
730                 cycle3 = (lines << 16);
731                 break;
732         }
733
734         REG_FLD_MOD(RFBI_CONTROL, 0, 3, 2); /* clear CS */
735
736         l = 0;
737         l |= FLD_VAL(parallelmode, 1, 0);
738         l |= FLD_VAL(0, 3, 2);          /* TRIGGERMODE: ITE */
739         l |= FLD_VAL(0, 4, 4);          /* TIMEGRANULARITY */
740         l |= FLD_VAL(datatype, 6, 5);
741         /* l |= FLD_VAL(2, 8, 7); */    /* L4FORMAT, 2pix/L4 */
742         l |= FLD_VAL(0, 8, 7);  /* L4FORMAT, 1pix/L4 */
743         l |= FLD_VAL(cycleformat, 10, 9);
744         l |= FLD_VAL(0, 12, 11);        /* UNUSEDBITS */
745         l |= FLD_VAL(0, 16, 16);        /* A0POLARITY */
746         l |= FLD_VAL(0, 17, 17);        /* REPOLARITY */
747         l |= FLD_VAL(0, 18, 18);        /* WEPOLARITY */
748         l |= FLD_VAL(0, 19, 19);        /* CSPOLARITY */
749         l |= FLD_VAL(1, 20, 20);        /* TE_VSYNC_POLARITY */
750         l |= FLD_VAL(1, 21, 21);        /* HSYNCPOLARITY */
751         rfbi_write_reg(RFBI_CONFIG(rfbi_module), l);
752
753         rfbi_write_reg(RFBI_DATA_CYCLE1(rfbi_module), cycle1);
754         rfbi_write_reg(RFBI_DATA_CYCLE2(rfbi_module), cycle2);
755         rfbi_write_reg(RFBI_DATA_CYCLE3(rfbi_module), cycle3);
756
757
758         l = rfbi_read_reg(RFBI_CONTROL);
759         l = FLD_MOD(l, rfbi_module+1, 3, 2); /* Select CSx */
760         l = FLD_MOD(l, 0, 1, 1); /* clear bypass */
761         rfbi_write_reg(RFBI_CONTROL, l);
762
763
764         DSSDBG("RFBI config: bpp %d, lines %d, cycles: 0x%x 0x%x 0x%x\n",
765                bpp, lines, cycle1, cycle2, cycle3);
766
767         return 0;
768 }
769
770 int omap_rfbi_configure(struct omap_dss_device *dssdev)
771 {
772         return rfbi_configure(dssdev->phy.rfbi.channel, rfbi.pixel_size,
773                         rfbi.data_lines);
774 }
775 EXPORT_SYMBOL(omap_rfbi_configure);
776
777 int omap_rfbi_update(struct omap_dss_device *dssdev, void (*callback)(void *),
778                 void *data)
779 {
780         return rfbi_transfer_area(dssdev, callback, data);
781 }
782 EXPORT_SYMBOL(omap_rfbi_update);
783
784 void omapdss_rfbi_set_size(struct omap_dss_device *dssdev, u16 w, u16 h)
785 {
786         rfbi.timings.x_res = w;
787         rfbi.timings.y_res = h;
788 }
789 EXPORT_SYMBOL(omapdss_rfbi_set_size);
790
791 void omapdss_rfbi_set_pixel_size(struct omap_dss_device *dssdev, int pixel_size)
792 {
793         rfbi.pixel_size = pixel_size;
794 }
795 EXPORT_SYMBOL(omapdss_rfbi_set_pixel_size);
796
797 void omapdss_rfbi_set_data_lines(struct omap_dss_device *dssdev, int data_lines)
798 {
799         rfbi.data_lines = data_lines;
800 }
801 EXPORT_SYMBOL(omapdss_rfbi_set_data_lines);
802
803 void omapdss_rfbi_set_interface_timings(struct omap_dss_device *dssdev,
804                 struct rfbi_timings *timings)
805 {
806         rfbi.intf_timings = *timings;
807 }
808 EXPORT_SYMBOL(omapdss_rfbi_set_interface_timings);
809
810 static void rfbi_dump_regs(struct seq_file *s)
811 {
812 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, rfbi_read_reg(r))
813
814         if (rfbi_runtime_get())
815                 return;
816
817         DUMPREG(RFBI_REVISION);
818         DUMPREG(RFBI_SYSCONFIG);
819         DUMPREG(RFBI_SYSSTATUS);
820         DUMPREG(RFBI_CONTROL);
821         DUMPREG(RFBI_PIXEL_CNT);
822         DUMPREG(RFBI_LINE_NUMBER);
823         DUMPREG(RFBI_CMD);
824         DUMPREG(RFBI_PARAM);
825         DUMPREG(RFBI_DATA);
826         DUMPREG(RFBI_READ);
827         DUMPREG(RFBI_STATUS);
828
829         DUMPREG(RFBI_CONFIG(0));
830         DUMPREG(RFBI_ONOFF_TIME(0));
831         DUMPREG(RFBI_CYCLE_TIME(0));
832         DUMPREG(RFBI_DATA_CYCLE1(0));
833         DUMPREG(RFBI_DATA_CYCLE2(0));
834         DUMPREG(RFBI_DATA_CYCLE3(0));
835
836         DUMPREG(RFBI_CONFIG(1));
837         DUMPREG(RFBI_ONOFF_TIME(1));
838         DUMPREG(RFBI_CYCLE_TIME(1));
839         DUMPREG(RFBI_DATA_CYCLE1(1));
840         DUMPREG(RFBI_DATA_CYCLE2(1));
841         DUMPREG(RFBI_DATA_CYCLE3(1));
842
843         DUMPREG(RFBI_VSYNC_WIDTH);
844         DUMPREG(RFBI_HSYNC_WIDTH);
845
846         rfbi_runtime_put();
847 #undef DUMPREG
848 }
849
850 static void rfbi_config_lcd_manager(struct omap_dss_device *dssdev)
851 {
852         struct dss_lcd_mgr_config mgr_config;
853
854         mgr_config.io_pad_mode = DSS_IO_PAD_MODE_RFBI;
855
856         mgr_config.stallmode = true;
857         /* Do we need fifohandcheck for RFBI? */
858         mgr_config.fifohandcheck = false;
859
860         mgr_config.video_port_width = rfbi.pixel_size;
861         mgr_config.lcden_sig_polarity = 0;
862
863         dss_mgr_set_lcd_config(dssdev->manager, &mgr_config);
864
865         /*
866          * Set rfbi.timings with default values, the x_res and y_res fields
867          * are expected to be already configured by the panel driver via
868          * omapdss_rfbi_set_size()
869          */
870         rfbi.timings.hsw = 1;
871         rfbi.timings.hfp = 1;
872         rfbi.timings.hbp = 1;
873         rfbi.timings.vsw = 1;
874         rfbi.timings.vfp = 0;
875         rfbi.timings.vbp = 0;
876
877         rfbi.timings.interlace = false;
878         rfbi.timings.hsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
879         rfbi.timings.vsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
880         rfbi.timings.data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE;
881         rfbi.timings.de_level = OMAPDSS_SIG_ACTIVE_HIGH;
882         rfbi.timings.sync_pclk_edge = OMAPDSS_DRIVE_SIG_OPPOSITE_EDGES;
883
884         dss_mgr_set_timings(dssdev->manager, &rfbi.timings);
885 }
886
887 int omapdss_rfbi_display_enable(struct omap_dss_device *dssdev)
888 {
889         int r;
890
891         if (dssdev->manager == NULL) {
892                 DSSERR("failed to enable display: no manager\n");
893                 return -ENODEV;
894         }
895
896         r = rfbi_runtime_get();
897         if (r)
898                 return r;
899
900         r = omap_dss_start_device(dssdev);
901         if (r) {
902                 DSSERR("failed to start device\n");
903                 goto err0;
904         }
905
906         r = omap_dispc_register_isr(framedone_callback, NULL,
907                         DISPC_IRQ_FRAMEDONE);
908         if (r) {
909                 DSSERR("can't get FRAMEDONE irq\n");
910                 goto err1;
911         }
912
913         rfbi_config_lcd_manager(dssdev);
914
915         rfbi_configure(dssdev->phy.rfbi.channel, rfbi.pixel_size,
916                         rfbi.data_lines);
917
918         rfbi_set_timings(dssdev->phy.rfbi.channel, &rfbi.intf_timings);
919
920         return 0;
921 err1:
922         omap_dss_stop_device(dssdev);
923 err0:
924         rfbi_runtime_put();
925         return r;
926 }
927 EXPORT_SYMBOL(omapdss_rfbi_display_enable);
928
929 void omapdss_rfbi_display_disable(struct omap_dss_device *dssdev)
930 {
931         omap_dispc_unregister_isr(framedone_callback, NULL,
932                         DISPC_IRQ_FRAMEDONE);
933         omap_dss_stop_device(dssdev);
934
935         rfbi_runtime_put();
936 }
937 EXPORT_SYMBOL(omapdss_rfbi_display_disable);
938
939 static int __init rfbi_init_display(struct omap_dss_device *dssdev)
940 {
941         rfbi.dssdev[dssdev->phy.rfbi.channel] = dssdev;
942         return 0;
943 }
944
945 static struct omap_dss_device * __init rfbi_find_dssdev(struct platform_device *pdev)
946 {
947         struct omap_dss_board_info *pdata = pdev->dev.platform_data;
948         const char *def_disp_name = dss_get_default_display_name();
949         struct omap_dss_device *def_dssdev;
950         int i;
951
952         def_dssdev = NULL;
953
954         for (i = 0; i < pdata->num_devices; ++i) {
955                 struct omap_dss_device *dssdev = pdata->devices[i];
956
957                 if (dssdev->type != OMAP_DISPLAY_TYPE_DBI)
958                         continue;
959
960                 if (def_dssdev == NULL)
961                         def_dssdev = dssdev;
962
963                 if (def_disp_name != NULL &&
964                                 strcmp(dssdev->name, def_disp_name) == 0) {
965                         def_dssdev = dssdev;
966                         break;
967                 }
968         }
969
970         return def_dssdev;
971 }
972
973 static void __init rfbi_probe_pdata(struct platform_device *rfbidev)
974 {
975         struct omap_dss_device *plat_dssdev;
976         struct omap_dss_device *dssdev;
977         int r;
978
979         plat_dssdev = rfbi_find_dssdev(rfbidev);
980
981         if (!plat_dssdev)
982                 return;
983
984         dssdev = dss_alloc_and_init_device(&rfbidev->dev);
985         if (!dssdev)
986                 return;
987
988         dss_copy_device_pdata(dssdev, plat_dssdev);
989
990         r = rfbi_init_display(dssdev);
991         if (r) {
992                 DSSERR("device %s init failed: %d\n", dssdev->name, r);
993                 dss_put_device(dssdev);
994                 return;
995         }
996
997         r = dss_add_device(dssdev);
998         if (r) {
999                 DSSERR("device %s register failed: %d\n", dssdev->name, r);
1000                 dss_put_device(dssdev);
1001                 return;
1002         }
1003 }
1004
1005 /* RFBI HW IP initialisation */
1006 static int __init omap_rfbihw_probe(struct platform_device *pdev)
1007 {
1008         u32 rev;
1009         struct resource *rfbi_mem;
1010         struct clk *clk;
1011         int r;
1012
1013         rfbi.pdev = pdev;
1014
1015         sema_init(&rfbi.bus_lock, 1);
1016
1017         rfbi_mem = platform_get_resource(rfbi.pdev, IORESOURCE_MEM, 0);
1018         if (!rfbi_mem) {
1019                 DSSERR("can't get IORESOURCE_MEM RFBI\n");
1020                 return -EINVAL;
1021         }
1022
1023         rfbi.base = devm_ioremap(&pdev->dev, rfbi_mem->start,
1024                                  resource_size(rfbi_mem));
1025         if (!rfbi.base) {
1026                 DSSERR("can't ioremap RFBI\n");
1027                 return -ENOMEM;
1028         }
1029
1030         clk = clk_get(&pdev->dev, "ick");
1031         if (IS_ERR(clk)) {
1032                 DSSERR("can't get ick\n");
1033                 return PTR_ERR(clk);
1034         }
1035
1036         rfbi.l4_khz = clk_get_rate(clk) / 1000;
1037
1038         clk_put(clk);
1039
1040         pm_runtime_enable(&pdev->dev);
1041
1042         r = rfbi_runtime_get();
1043         if (r)
1044                 goto err_runtime_get;
1045
1046         msleep(10);
1047
1048         rev = rfbi_read_reg(RFBI_REVISION);
1049         dev_dbg(&pdev->dev, "OMAP RFBI rev %d.%d\n",
1050                FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
1051
1052         rfbi_runtime_put();
1053
1054         dss_debugfs_create_file("rfbi", rfbi_dump_regs);
1055
1056         rfbi_probe_pdata(pdev);
1057
1058         return 0;
1059
1060 err_runtime_get:
1061         pm_runtime_disable(&pdev->dev);
1062         return r;
1063 }
1064
1065 static int __exit omap_rfbihw_remove(struct platform_device *pdev)
1066 {
1067         dss_unregister_child_devices(&pdev->dev);
1068         pm_runtime_disable(&pdev->dev);
1069         return 0;
1070 }
1071
1072 static int rfbi_runtime_suspend(struct device *dev)
1073 {
1074         dispc_runtime_put();
1075
1076         return 0;
1077 }
1078
1079 static int rfbi_runtime_resume(struct device *dev)
1080 {
1081         int r;
1082
1083         r = dispc_runtime_get();
1084         if (r < 0)
1085                 return r;
1086
1087         return 0;
1088 }
1089
1090 static const struct dev_pm_ops rfbi_pm_ops = {
1091         .runtime_suspend = rfbi_runtime_suspend,
1092         .runtime_resume = rfbi_runtime_resume,
1093 };
1094
1095 static struct platform_driver omap_rfbihw_driver = {
1096         .remove         = __exit_p(omap_rfbihw_remove),
1097         .driver         = {
1098                 .name   = "omapdss_rfbi",
1099                 .owner  = THIS_MODULE,
1100                 .pm     = &rfbi_pm_ops,
1101         },
1102 };
1103
1104 int __init rfbi_init_platform_driver(void)
1105 {
1106         return platform_driver_probe(&omap_rfbihw_driver, omap_rfbihw_probe);
1107 }
1108
1109 void __exit rfbi_uninit_platform_driver(void)
1110 {
1111         platform_driver_unregister(&omap_rfbihw_driver);
1112 }