1 /* bnx2x_hsi.h: Broadcom Everest network driver.
3 * Copyright (c) 2007-2012 Broadcom Corporation
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
12 #include "bnx2x_fw_defs.h"
13 #include "bnx2x_mfw_req.h"
15 #define FW_ENCODE_32BIT_PATTERN 0x1e1e1e1e
21 #define BNX2X_MAX_ISCSI_TRGT_CONN_MASK 0xFFFF
22 #define BNX2X_MAX_ISCSI_TRGT_CONN_SHIFT 0
23 #define BNX2X_MAX_ISCSI_INIT_CONN_MASK 0xFFFF0000
24 #define BNX2X_MAX_ISCSI_INIT_CONN_SHIFT 16
29 #define BNX2X_MAX_FCOE_TRGT_CONN_MASK 0xFFFF
30 #define BNX2X_MAX_FCOE_TRGT_CONN_SHIFT 0
31 #define BNX2X_MAX_FCOE_INIT_CONN_MASK 0xFFFF0000
32 #define BNX2X_MAX_FCOE_INIT_CONN_SHIFT 16
37 /****************************************************************************
38 * Shared HW configuration *
39 ****************************************************************************/
40 #define PIN_CFG_NA 0x00000000
41 #define PIN_CFG_GPIO0_P0 0x00000001
42 #define PIN_CFG_GPIO1_P0 0x00000002
43 #define PIN_CFG_GPIO2_P0 0x00000003
44 #define PIN_CFG_GPIO3_P0 0x00000004
45 #define PIN_CFG_GPIO0_P1 0x00000005
46 #define PIN_CFG_GPIO1_P1 0x00000006
47 #define PIN_CFG_GPIO2_P1 0x00000007
48 #define PIN_CFG_GPIO3_P1 0x00000008
49 #define PIN_CFG_EPIO0 0x00000009
50 #define PIN_CFG_EPIO1 0x0000000a
51 #define PIN_CFG_EPIO2 0x0000000b
52 #define PIN_CFG_EPIO3 0x0000000c
53 #define PIN_CFG_EPIO4 0x0000000d
54 #define PIN_CFG_EPIO5 0x0000000e
55 #define PIN_CFG_EPIO6 0x0000000f
56 #define PIN_CFG_EPIO7 0x00000010
57 #define PIN_CFG_EPIO8 0x00000011
58 #define PIN_CFG_EPIO9 0x00000012
59 #define PIN_CFG_EPIO10 0x00000013
60 #define PIN_CFG_EPIO11 0x00000014
61 #define PIN_CFG_EPIO12 0x00000015
62 #define PIN_CFG_EPIO13 0x00000016
63 #define PIN_CFG_EPIO14 0x00000017
64 #define PIN_CFG_EPIO15 0x00000018
65 #define PIN_CFG_EPIO16 0x00000019
66 #define PIN_CFG_EPIO17 0x0000001a
67 #define PIN_CFG_EPIO18 0x0000001b
68 #define PIN_CFG_EPIO19 0x0000001c
69 #define PIN_CFG_EPIO20 0x0000001d
70 #define PIN_CFG_EPIO21 0x0000001e
71 #define PIN_CFG_EPIO22 0x0000001f
72 #define PIN_CFG_EPIO23 0x00000020
73 #define PIN_CFG_EPIO24 0x00000021
74 #define PIN_CFG_EPIO25 0x00000022
75 #define PIN_CFG_EPIO26 0x00000023
76 #define PIN_CFG_EPIO27 0x00000024
77 #define PIN_CFG_EPIO28 0x00000025
78 #define PIN_CFG_EPIO29 0x00000026
79 #define PIN_CFG_EPIO30 0x00000027
80 #define PIN_CFG_EPIO31 0x00000028
83 #define EPIO_CFG_NA 0x00000000
84 #define EPIO_CFG_EPIO0 0x00000001
85 #define EPIO_CFG_EPIO1 0x00000002
86 #define EPIO_CFG_EPIO2 0x00000003
87 #define EPIO_CFG_EPIO3 0x00000004
88 #define EPIO_CFG_EPIO4 0x00000005
89 #define EPIO_CFG_EPIO5 0x00000006
90 #define EPIO_CFG_EPIO6 0x00000007
91 #define EPIO_CFG_EPIO7 0x00000008
92 #define EPIO_CFG_EPIO8 0x00000009
93 #define EPIO_CFG_EPIO9 0x0000000a
94 #define EPIO_CFG_EPIO10 0x0000000b
95 #define EPIO_CFG_EPIO11 0x0000000c
96 #define EPIO_CFG_EPIO12 0x0000000d
97 #define EPIO_CFG_EPIO13 0x0000000e
98 #define EPIO_CFG_EPIO14 0x0000000f
99 #define EPIO_CFG_EPIO15 0x00000010
100 #define EPIO_CFG_EPIO16 0x00000011
101 #define EPIO_CFG_EPIO17 0x00000012
102 #define EPIO_CFG_EPIO18 0x00000013
103 #define EPIO_CFG_EPIO19 0x00000014
104 #define EPIO_CFG_EPIO20 0x00000015
105 #define EPIO_CFG_EPIO21 0x00000016
106 #define EPIO_CFG_EPIO22 0x00000017
107 #define EPIO_CFG_EPIO23 0x00000018
108 #define EPIO_CFG_EPIO24 0x00000019
109 #define EPIO_CFG_EPIO25 0x0000001a
110 #define EPIO_CFG_EPIO26 0x0000001b
111 #define EPIO_CFG_EPIO27 0x0000001c
112 #define EPIO_CFG_EPIO28 0x0000001d
113 #define EPIO_CFG_EPIO29 0x0000001e
114 #define EPIO_CFG_EPIO30 0x0000001f
115 #define EPIO_CFG_EPIO31 0x00000020
118 struct shared_hw_cfg { /* NVRAM Offset */
119 /* Up to 16 bytes of NULL-terminated string */
120 u8 part_num[16]; /* 0x104 */
122 u32 config; /* 0x114 */
123 #define SHARED_HW_CFG_MDIO_VOLTAGE_MASK 0x00000001
124 #define SHARED_HW_CFG_MDIO_VOLTAGE_SHIFT 0
125 #define SHARED_HW_CFG_MDIO_VOLTAGE_1_2V 0x00000000
126 #define SHARED_HW_CFG_MDIO_VOLTAGE_2_5V 0x00000001
127 #define SHARED_HW_CFG_MCP_RST_ON_CORE_RST_EN 0x00000002
129 #define SHARED_HW_CFG_PORT_SWAP 0x00000004
131 #define SHARED_HW_CFG_BEACON_WOL_EN 0x00000008
133 #define SHARED_HW_CFG_PCIE_GEN3_DISABLED 0x00000000
134 #define SHARED_HW_CFG_PCIE_GEN3_ENABLED 0x00000010
136 #define SHARED_HW_CFG_MFW_SELECT_MASK 0x00000700
137 #define SHARED_HW_CFG_MFW_SELECT_SHIFT 8
138 /* Whatever MFW found in NVM
139 (if multiple found, priority order is: NC-SI, UMP, IPMI) */
140 #define SHARED_HW_CFG_MFW_SELECT_DEFAULT 0x00000000
141 #define SHARED_HW_CFG_MFW_SELECT_NC_SI 0x00000100
142 #define SHARED_HW_CFG_MFW_SELECT_UMP 0x00000200
143 #define SHARED_HW_CFG_MFW_SELECT_IPMI 0x00000300
144 /* Use SPIO4 as an arbiter between: 0-NC_SI, 1-IPMI
145 (can only be used when an add-in board, not BMC, pulls-down SPIO4) */
146 #define SHARED_HW_CFG_MFW_SELECT_SPIO4_NC_SI_IPMI 0x00000400
147 /* Use SPIO4 as an arbiter between: 0-UMP, 1-IPMI
148 (can only be used when an add-in board, not BMC, pulls-down SPIO4) */
149 #define SHARED_HW_CFG_MFW_SELECT_SPIO4_UMP_IPMI 0x00000500
150 /* Use SPIO4 as an arbiter between: 0-NC-SI, 1-UMP
151 (can only be used when an add-in board, not BMC, pulls-down SPIO4) */
152 #define SHARED_HW_CFG_MFW_SELECT_SPIO4_NC_SI_UMP 0x00000600
154 #define SHARED_HW_CFG_LED_MODE_MASK 0x000f0000
155 #define SHARED_HW_CFG_LED_MODE_SHIFT 16
156 #define SHARED_HW_CFG_LED_MAC1 0x00000000
157 #define SHARED_HW_CFG_LED_PHY1 0x00010000
158 #define SHARED_HW_CFG_LED_PHY2 0x00020000
159 #define SHARED_HW_CFG_LED_PHY3 0x00030000
160 #define SHARED_HW_CFG_LED_MAC2 0x00040000
161 #define SHARED_HW_CFG_LED_PHY4 0x00050000
162 #define SHARED_HW_CFG_LED_PHY5 0x00060000
163 #define SHARED_HW_CFG_LED_PHY6 0x00070000
164 #define SHARED_HW_CFG_LED_MAC3 0x00080000
165 #define SHARED_HW_CFG_LED_PHY7 0x00090000
166 #define SHARED_HW_CFG_LED_PHY9 0x000a0000
167 #define SHARED_HW_CFG_LED_PHY11 0x000b0000
168 #define SHARED_HW_CFG_LED_MAC4 0x000c0000
169 #define SHARED_HW_CFG_LED_PHY8 0x000d0000
170 #define SHARED_HW_CFG_LED_EXTPHY1 0x000e0000
173 #define SHARED_HW_CFG_AN_ENABLE_MASK 0x3f000000
174 #define SHARED_HW_CFG_AN_ENABLE_SHIFT 24
175 #define SHARED_HW_CFG_AN_ENABLE_CL37 0x01000000
176 #define SHARED_HW_CFG_AN_ENABLE_CL73 0x02000000
177 #define SHARED_HW_CFG_AN_ENABLE_BAM 0x04000000
178 #define SHARED_HW_CFG_AN_ENABLE_PARALLEL_DETECTION 0x08000000
179 #define SHARED_HW_CFG_AN_EN_SGMII_FIBER_AUTO_DETECT 0x10000000
180 #define SHARED_HW_CFG_AN_ENABLE_REMOTE_PHY 0x20000000
182 #define SHARED_HW_CFG_SRIOV_MASK 0x40000000
183 #define SHARED_HW_CFG_SRIOV_DISABLED 0x00000000
184 #define SHARED_HW_CFG_SRIOV_ENABLED 0x40000000
186 #define SHARED_HW_CFG_ATC_MASK 0x80000000
187 #define SHARED_HW_CFG_ATC_DISABLED 0x00000000
188 #define SHARED_HW_CFG_ATC_ENABLED 0x80000000
190 u32 config2; /* 0x118 */
191 /* one time auto detect grace period (in sec) */
192 #define SHARED_HW_CFG_GRACE_PERIOD_MASK 0x000000ff
193 #define SHARED_HW_CFG_GRACE_PERIOD_SHIFT 0
195 #define SHARED_HW_CFG_PCIE_GEN2_ENABLED 0x00000100
196 #define SHARED_HW_CFG_PCIE_GEN2_DISABLED 0x00000000
198 /* The default value for the core clock is 250MHz and it is
199 achieved by setting the clock change to 4 */
200 #define SHARED_HW_CFG_CLOCK_CHANGE_MASK 0x00000e00
201 #define SHARED_HW_CFG_CLOCK_CHANGE_SHIFT 9
203 #define SHARED_HW_CFG_SMBUS_TIMING_MASK 0x00001000
204 #define SHARED_HW_CFG_SMBUS_TIMING_100KHZ 0x00000000
205 #define SHARED_HW_CFG_SMBUS_TIMING_400KHZ 0x00001000
207 #define SHARED_HW_CFG_HIDE_PORT1 0x00002000
209 #define SHARED_HW_CFG_WOL_CAPABLE_MASK 0x00004000
210 #define SHARED_HW_CFG_WOL_CAPABLE_DISABLED 0x00000000
211 #define SHARED_HW_CFG_WOL_CAPABLE_ENABLED 0x00004000
213 /* Output low when PERST is asserted */
214 #define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_MASK 0x00008000
215 #define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_DISABLED 0x00000000
216 #define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_ENABLED 0x00008000
218 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_MASK 0x00070000
219 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_SHIFT 16
220 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_HW 0x00000000
221 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_0DB 0x00010000
222 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_3_5DB 0x00020000
223 #define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_6_0DB 0x00030000
225 /* The fan failure mechanism is usually related to the PHY type
226 since the power consumption of the board is determined by the PHY.
227 Currently, fan is required for most designs with SFX7101, BCM8727
228 and BCM8481. If a fan is not required for a board which uses one
229 of those PHYs, this field should be set to "Disabled". If a fan is
230 required for a different PHY type, this option should be set to
231 "Enabled". The fan failure indication is expected on SPIO5 */
232 #define SHARED_HW_CFG_FAN_FAILURE_MASK 0x00180000
233 #define SHARED_HW_CFG_FAN_FAILURE_SHIFT 19
234 #define SHARED_HW_CFG_FAN_FAILURE_PHY_TYPE 0x00000000
235 #define SHARED_HW_CFG_FAN_FAILURE_DISABLED 0x00080000
236 #define SHARED_HW_CFG_FAN_FAILURE_ENABLED 0x00100000
238 /* ASPM Power Management support */
239 #define SHARED_HW_CFG_ASPM_SUPPORT_MASK 0x00600000
240 #define SHARED_HW_CFG_ASPM_SUPPORT_SHIFT 21
241 #define SHARED_HW_CFG_ASPM_SUPPORT_L0S_L1_ENABLED 0x00000000
242 #define SHARED_HW_CFG_ASPM_SUPPORT_L0S_DISABLED 0x00200000
243 #define SHARED_HW_CFG_ASPM_SUPPORT_L1_DISABLED 0x00400000
244 #define SHARED_HW_CFG_ASPM_SUPPORT_L0S_L1_DISABLED 0x00600000
246 /* The value of PM_TL_IGNORE_REQS (bit0) in PCI register
247 tl_control_0 (register 0x2800) */
248 #define SHARED_HW_CFG_PREVENT_L1_ENTRY_MASK 0x00800000
249 #define SHARED_HW_CFG_PREVENT_L1_ENTRY_DISABLED 0x00000000
250 #define SHARED_HW_CFG_PREVENT_L1_ENTRY_ENABLED 0x00800000
252 #define SHARED_HW_CFG_PORT_MODE_MASK 0x01000000
253 #define SHARED_HW_CFG_PORT_MODE_2 0x00000000
254 #define SHARED_HW_CFG_PORT_MODE_4 0x01000000
256 #define SHARED_HW_CFG_PATH_SWAP_MASK 0x02000000
257 #define SHARED_HW_CFG_PATH_SWAP_DISABLED 0x00000000
258 #define SHARED_HW_CFG_PATH_SWAP_ENABLED 0x02000000
260 /* Set the MDC/MDIO access for the first external phy */
261 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK 0x1C000000
262 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT 26
263 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE 0x00000000
264 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0 0x04000000
265 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1 0x08000000
266 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH 0x0c000000
267 #define SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED 0x10000000
269 /* Set the MDC/MDIO access for the second external phy */
270 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK 0xE0000000
271 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT 29
272 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_PHY_TYPE 0x00000000
273 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_EMAC0 0x20000000
274 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_EMAC1 0x40000000
275 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_BOTH 0x60000000
276 #define SHARED_HW_CFG_MDC_MDIO_ACCESS2_SWAPPED 0x80000000
279 u32 power_dissipated; /* 0x11c */
280 #define SHARED_HW_CFG_POWER_MGNT_SCALE_MASK 0x00ff0000
281 #define SHARED_HW_CFG_POWER_MGNT_SCALE_SHIFT 16
282 #define SHARED_HW_CFG_POWER_MGNT_UNKNOWN_SCALE 0x00000000
283 #define SHARED_HW_CFG_POWER_MGNT_DOT_1_WATT 0x00010000
284 #define SHARED_HW_CFG_POWER_MGNT_DOT_01_WATT 0x00020000
285 #define SHARED_HW_CFG_POWER_MGNT_DOT_001_WATT 0x00030000
287 #define SHARED_HW_CFG_POWER_DIS_CMN_MASK 0xff000000
288 #define SHARED_HW_CFG_POWER_DIS_CMN_SHIFT 24
290 u32 ump_nc_si_config; /* 0x120 */
291 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MASK 0x00000003
292 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_SHIFT 0
293 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MAC 0x00000000
294 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_PHY 0x00000001
295 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MII 0x00000000
296 #define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_RMII 0x00000002
298 #define SHARED_HW_CFG_UMP_NC_SI_NUM_DEVS_MASK 0x00000f00
299 #define SHARED_HW_CFG_UMP_NC_SI_NUM_DEVS_SHIFT 8
301 #define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_MASK 0x00ff0000
302 #define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_SHIFT 16
303 #define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_NONE 0x00000000
304 #define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_BCM5221 0x00010000
306 u32 board; /* 0x124 */
307 #define SHARED_HW_CFG_E3_I2C_MUX0_MASK 0x0000003F
308 #define SHARED_HW_CFG_E3_I2C_MUX0_SHIFT 0
309 #define SHARED_HW_CFG_E3_I2C_MUX1_MASK 0x00000FC0
310 #define SHARED_HW_CFG_E3_I2C_MUX1_SHIFT 6
311 /* Use the PIN_CFG_XXX defines on top */
312 #define SHARED_HW_CFG_BOARD_REV_MASK 0x00ff0000
313 #define SHARED_HW_CFG_BOARD_REV_SHIFT 16
315 #define SHARED_HW_CFG_BOARD_MAJOR_VER_MASK 0x0f000000
316 #define SHARED_HW_CFG_BOARD_MAJOR_VER_SHIFT 24
318 #define SHARED_HW_CFG_BOARD_MINOR_VER_MASK 0xf0000000
319 #define SHARED_HW_CFG_BOARD_MINOR_VER_SHIFT 28
321 u32 wc_lane_config; /* 0x128 */
322 #define SHARED_HW_CFG_LANE_SWAP_CFG_MASK 0x0000FFFF
323 #define SHARED_HW_CFG_LANE_SWAP_CFG_SHIFT 0
324 #define SHARED_HW_CFG_LANE_SWAP_CFG_32103210 0x00001b1b
325 #define SHARED_HW_CFG_LANE_SWAP_CFG_32100123 0x00001be4
326 #define SHARED_HW_CFG_LANE_SWAP_CFG_01233210 0x0000e41b
327 #define SHARED_HW_CFG_LANE_SWAP_CFG_01230123 0x0000e4e4
328 #define SHARED_HW_CFG_LANE_SWAP_CFG_TX_MASK 0x000000FF
329 #define SHARED_HW_CFG_LANE_SWAP_CFG_TX_SHIFT 0
330 #define SHARED_HW_CFG_LANE_SWAP_CFG_RX_MASK 0x0000FF00
331 #define SHARED_HW_CFG_LANE_SWAP_CFG_RX_SHIFT 8
333 /* TX lane Polarity swap */
334 #define SHARED_HW_CFG_TX_LANE0_POL_FLIP_ENABLED 0x00010000
335 #define SHARED_HW_CFG_TX_LANE1_POL_FLIP_ENABLED 0x00020000
336 #define SHARED_HW_CFG_TX_LANE2_POL_FLIP_ENABLED 0x00040000
337 #define SHARED_HW_CFG_TX_LANE3_POL_FLIP_ENABLED 0x00080000
338 /* TX lane Polarity swap */
339 #define SHARED_HW_CFG_RX_LANE0_POL_FLIP_ENABLED 0x00100000
340 #define SHARED_HW_CFG_RX_LANE1_POL_FLIP_ENABLED 0x00200000
341 #define SHARED_HW_CFG_RX_LANE2_POL_FLIP_ENABLED 0x00400000
342 #define SHARED_HW_CFG_RX_LANE3_POL_FLIP_ENABLED 0x00800000
344 /* Selects the port layout of the board */
345 #define SHARED_HW_CFG_E3_PORT_LAYOUT_MASK 0x0F000000
346 #define SHARED_HW_CFG_E3_PORT_LAYOUT_SHIFT 24
347 #define SHARED_HW_CFG_E3_PORT_LAYOUT_2P_01 0x00000000
348 #define SHARED_HW_CFG_E3_PORT_LAYOUT_2P_10 0x01000000
349 #define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_0123 0x02000000
350 #define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_1032 0x03000000
351 #define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_2301 0x04000000
352 #define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_3210 0x05000000
356 /****************************************************************************
357 * Port HW configuration *
358 ****************************************************************************/
359 struct port_hw_cfg { /* port 0: 0x12c port 1: 0x2bc */
362 #define PORT_HW_CFG_PCI_VENDOR_ID_MASK 0xffff0000
363 #define PORT_HW_CFG_PCI_DEVICE_ID_MASK 0x0000ffff
366 #define PORT_HW_CFG_PCI_SUBSYS_DEVICE_ID_MASK 0xffff0000
367 #define PORT_HW_CFG_PCI_SUBSYS_VENDOR_ID_MASK 0x0000ffff
369 u32 power_dissipated;
370 #define PORT_HW_CFG_POWER_DIS_D0_MASK 0x000000ff
371 #define PORT_HW_CFG_POWER_DIS_D0_SHIFT 0
372 #define PORT_HW_CFG_POWER_DIS_D1_MASK 0x0000ff00
373 #define PORT_HW_CFG_POWER_DIS_D1_SHIFT 8
374 #define PORT_HW_CFG_POWER_DIS_D2_MASK 0x00ff0000
375 #define PORT_HW_CFG_POWER_DIS_D2_SHIFT 16
376 #define PORT_HW_CFG_POWER_DIS_D3_MASK 0xff000000
377 #define PORT_HW_CFG_POWER_DIS_D3_SHIFT 24
380 #define PORT_HW_CFG_POWER_CONS_D0_MASK 0x000000ff
381 #define PORT_HW_CFG_POWER_CONS_D0_SHIFT 0
382 #define PORT_HW_CFG_POWER_CONS_D1_MASK 0x0000ff00
383 #define PORT_HW_CFG_POWER_CONS_D1_SHIFT 8
384 #define PORT_HW_CFG_POWER_CONS_D2_MASK 0x00ff0000
385 #define PORT_HW_CFG_POWER_CONS_D2_SHIFT 16
386 #define PORT_HW_CFG_POWER_CONS_D3_MASK 0xff000000
387 #define PORT_HW_CFG_POWER_CONS_D3_SHIFT 24
390 #define PORT_HW_CFG_UPPERMAC_MASK 0x0000ffff
391 #define PORT_HW_CFG_UPPERMAC_SHIFT 0
394 u32 iscsi_mac_upper; /* Upper 16 bits are always zeroes */
397 u32 rdma_mac_upper; /* Upper 16 bits are always zeroes */
401 #define PORT_HW_CFG_SERDES_TX_DRV_PRE_EMPHASIS_MASK 0x0000ffff
402 #define PORT_HW_CFG_SERDES_TX_DRV_PRE_EMPHASIS_SHIFT 0
404 #define PORT_HW_CFG_SERDES_RX_DRV_EQUALIZER_MASK 0xffff0000
405 #define PORT_HW_CFG_SERDES_RX_DRV_EQUALIZER_SHIFT 16
408 /* Default values: 2P-64, 4P-32 */
409 u32 pf_config; /* 0x158 */
410 #define PORT_HW_CFG_PF_NUM_VF_MASK 0x0000007F
411 #define PORT_HW_CFG_PF_NUM_VF_SHIFT 0
413 /* Default values: 17 */
414 #define PORT_HW_CFG_PF_NUM_MSIX_VECTORS_MASK 0x00007F00
415 #define PORT_HW_CFG_PF_NUM_MSIX_VECTORS_SHIFT 8
417 #define PORT_HW_CFG_ENABLE_FLR_MASK 0x00010000
418 #define PORT_HW_CFG_FLR_ENABLED 0x00010000
420 u32 vf_config; /* 0x15C */
421 #define PORT_HW_CFG_VF_NUM_MSIX_VECTORS_MASK 0x0000007F
422 #define PORT_HW_CFG_VF_NUM_MSIX_VECTORS_SHIFT 0
424 #define PORT_HW_CFG_VF_PCI_DEVICE_ID_MASK 0xFFFF0000
425 #define PORT_HW_CFG_VF_PCI_DEVICE_ID_SHIFT 16
427 u32 mf_pci_id; /* 0x160 */
428 #define PORT_HW_CFG_MF_PCI_DEVICE_ID_MASK 0x0000FFFF
429 #define PORT_HW_CFG_MF_PCI_DEVICE_ID_SHIFT 0
431 /* Controls the TX laser of the SFP+ module */
432 u32 sfp_ctrl; /* 0x164 */
433 #define PORT_HW_CFG_TX_LASER_MASK 0x000000FF
434 #define PORT_HW_CFG_TX_LASER_SHIFT 0
435 #define PORT_HW_CFG_TX_LASER_MDIO 0x00000000
436 #define PORT_HW_CFG_TX_LASER_GPIO0 0x00000001
437 #define PORT_HW_CFG_TX_LASER_GPIO1 0x00000002
438 #define PORT_HW_CFG_TX_LASER_GPIO2 0x00000003
439 #define PORT_HW_CFG_TX_LASER_GPIO3 0x00000004
441 /* Controls the fault module LED of the SFP+ */
442 #define PORT_HW_CFG_FAULT_MODULE_LED_MASK 0x0000FF00
443 #define PORT_HW_CFG_FAULT_MODULE_LED_SHIFT 8
444 #define PORT_HW_CFG_FAULT_MODULE_LED_GPIO0 0x00000000
445 #define PORT_HW_CFG_FAULT_MODULE_LED_GPIO1 0x00000100
446 #define PORT_HW_CFG_FAULT_MODULE_LED_GPIO2 0x00000200
447 #define PORT_HW_CFG_FAULT_MODULE_LED_GPIO3 0x00000300
448 #define PORT_HW_CFG_FAULT_MODULE_LED_DISABLED 0x00000400
450 /* The output pin TX_DIS that controls the TX laser of the SFP+
451 module. Use the PIN_CFG_XXX defines on top */
452 u32 e3_sfp_ctrl; /* 0x168 */
453 #define PORT_HW_CFG_E3_TX_LASER_MASK 0x000000FF
454 #define PORT_HW_CFG_E3_TX_LASER_SHIFT 0
456 /* The output pin for SFPP_TYPE which turns on the Fault module LED */
457 #define PORT_HW_CFG_E3_FAULT_MDL_LED_MASK 0x0000FF00
458 #define PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT 8
460 /* The input pin MOD_ABS that indicates whether SFP+ module is
461 present or not. Use the PIN_CFG_XXX defines on top */
462 #define PORT_HW_CFG_E3_MOD_ABS_MASK 0x00FF0000
463 #define PORT_HW_CFG_E3_MOD_ABS_SHIFT 16
465 /* The output pin PWRDIS_SFP_X which disable the power of the SFP+
466 module. Use the PIN_CFG_XXX defines on top */
467 #define PORT_HW_CFG_E3_PWR_DIS_MASK 0xFF000000
468 #define PORT_HW_CFG_E3_PWR_DIS_SHIFT 24
471 * The input pin which signals module transmit fault. Use the
472 * PIN_CFG_XXX defines on top
474 u32 e3_cmn_pin_cfg; /* 0x16C */
475 #define PORT_HW_CFG_E3_TX_FAULT_MASK 0x000000FF
476 #define PORT_HW_CFG_E3_TX_FAULT_SHIFT 0
478 /* The output pin which reset the PHY. Use the PIN_CFG_XXX defines on
480 #define PORT_HW_CFG_E3_PHY_RESET_MASK 0x0000FF00
481 #define PORT_HW_CFG_E3_PHY_RESET_SHIFT 8
484 * The output pin which powers down the PHY. Use the PIN_CFG_XXX
487 #define PORT_HW_CFG_E3_PWR_DOWN_MASK 0x00FF0000
488 #define PORT_HW_CFG_E3_PWR_DOWN_SHIFT 16
490 /* The output pin values BSC_SEL which selects the I2C for this port
492 #define PORT_HW_CFG_E3_I2C_MUX0_MASK 0x01000000
493 #define PORT_HW_CFG_E3_I2C_MUX1_MASK 0x02000000
497 * The input pin I_FAULT which indicate over-current has occurred.
498 * Use the PIN_CFG_XXX defines on top
500 u32 e3_cmn_pin_cfg1; /* 0x170 */
501 #define PORT_HW_CFG_E3_OVER_CURRENT_MASK 0x000000FF
502 #define PORT_HW_CFG_E3_OVER_CURRENT_SHIFT 0
503 u32 reserved0[7]; /* 0x174 */
505 u32 aeu_int_mask; /* 0x190 */
507 u32 media_type; /* 0x194 */
508 #define PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK 0x000000FF
509 #define PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT 0
511 #define PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK 0x0000FF00
512 #define PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT 8
514 #define PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK 0x00FF0000
515 #define PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT 16
517 /* 4 times 16 bits for all 4 lanes. In case external PHY is present
518 (not direct mode), those values will not take effect on the 4 XGXS
519 lanes. For some external PHYs (such as 8706 and 8726) the values
520 will be used to configure the external PHY in those cases, not
521 all 4 values are needed. */
522 u16 xgxs_config_rx[4]; /* 0x198 */
523 u16 xgxs_config_tx[4]; /* 0x1A0 */
525 /* For storing FCOE mac on shared memory */
526 u32 fcoe_fip_mac_upper;
527 #define PORT_HW_CFG_FCOE_UPPERMAC_MASK 0x0000ffff
528 #define PORT_HW_CFG_FCOE_UPPERMAC_SHIFT 0
529 u32 fcoe_fip_mac_lower;
531 u32 fcoe_wwn_port_name_upper;
532 u32 fcoe_wwn_port_name_lower;
534 u32 fcoe_wwn_node_name_upper;
535 u32 fcoe_wwn_node_name_lower;
537 u32 Reserved1[49]; /* 0x1C0 */
539 /* Enable RJ45 magjack pair swapping on 10GBase-T PHY (0=default),
541 u32 xgbt_phy_cfg; /* 0x284 */
542 #define PORT_HW_CFG_RJ45_PAIR_SWAP_MASK 0x000000FF
543 #define PORT_HW_CFG_RJ45_PAIR_SWAP_SHIFT 0
545 u32 default_cfg; /* 0x288 */
546 #define PORT_HW_CFG_GPIO0_CONFIG_MASK 0x00000003
547 #define PORT_HW_CFG_GPIO0_CONFIG_SHIFT 0
548 #define PORT_HW_CFG_GPIO0_CONFIG_NA 0x00000000
549 #define PORT_HW_CFG_GPIO0_CONFIG_LOW 0x00000001
550 #define PORT_HW_CFG_GPIO0_CONFIG_HIGH 0x00000002
551 #define PORT_HW_CFG_GPIO0_CONFIG_INPUT 0x00000003
553 #define PORT_HW_CFG_GPIO1_CONFIG_MASK 0x0000000C
554 #define PORT_HW_CFG_GPIO1_CONFIG_SHIFT 2
555 #define PORT_HW_CFG_GPIO1_CONFIG_NA 0x00000000
556 #define PORT_HW_CFG_GPIO1_CONFIG_LOW 0x00000004
557 #define PORT_HW_CFG_GPIO1_CONFIG_HIGH 0x00000008
558 #define PORT_HW_CFG_GPIO1_CONFIG_INPUT 0x0000000c
560 #define PORT_HW_CFG_GPIO2_CONFIG_MASK 0x00000030
561 #define PORT_HW_CFG_GPIO2_CONFIG_SHIFT 4
562 #define PORT_HW_CFG_GPIO2_CONFIG_NA 0x00000000
563 #define PORT_HW_CFG_GPIO2_CONFIG_LOW 0x00000010
564 #define PORT_HW_CFG_GPIO2_CONFIG_HIGH 0x00000020
565 #define PORT_HW_CFG_GPIO2_CONFIG_INPUT 0x00000030
567 #define PORT_HW_CFG_GPIO3_CONFIG_MASK 0x000000C0
568 #define PORT_HW_CFG_GPIO3_CONFIG_SHIFT 6
569 #define PORT_HW_CFG_GPIO3_CONFIG_NA 0x00000000
570 #define PORT_HW_CFG_GPIO3_CONFIG_LOW 0x00000040
571 #define PORT_HW_CFG_GPIO3_CONFIG_HIGH 0x00000080
572 #define PORT_HW_CFG_GPIO3_CONFIG_INPUT 0x000000c0
574 /* When KR link is required to be set to force which is not
575 KR-compliant, this parameter determine what is the trigger for it.
576 When GPIO is selected, low input will force the speed. Currently
577 default speed is 1G. In the future, it may be widen to select the
578 forced speed in with another parameter. Note when force-1G is
579 enabled, it override option 56: Link Speed option. */
580 #define PORT_HW_CFG_FORCE_KR_ENABLER_MASK 0x00000F00
581 #define PORT_HW_CFG_FORCE_KR_ENABLER_SHIFT 8
582 #define PORT_HW_CFG_FORCE_KR_ENABLER_NOT_FORCED 0x00000000
583 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO0_P0 0x00000100
584 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO1_P0 0x00000200
585 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO2_P0 0x00000300
586 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO3_P0 0x00000400
587 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO0_P1 0x00000500
588 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO1_P1 0x00000600
589 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO2_P1 0x00000700
590 #define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO3_P1 0x00000800
591 #define PORT_HW_CFG_FORCE_KR_ENABLER_FORCED 0x00000900
592 /* Enable to determine with which GPIO to reset the external phy */
593 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK 0x000F0000
594 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT 16
595 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_PHY_TYPE 0x00000000
596 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0 0x00010000
597 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0 0x00020000
598 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0 0x00030000
599 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0 0x00040000
600 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1 0x00050000
601 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1 0x00060000
602 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1 0x00070000
603 #define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1 0x00080000
605 /* Enable BAM on KR */
606 #define PORT_HW_CFG_ENABLE_BAM_ON_KR_MASK 0x00100000
607 #define PORT_HW_CFG_ENABLE_BAM_ON_KR_SHIFT 20
608 #define PORT_HW_CFG_ENABLE_BAM_ON_KR_DISABLED 0x00000000
609 #define PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED 0x00100000
611 /* Enable Common Mode Sense */
612 #define PORT_HW_CFG_ENABLE_CMS_MASK 0x00200000
613 #define PORT_HW_CFG_ENABLE_CMS_SHIFT 21
614 #define PORT_HW_CFG_ENABLE_CMS_DISABLED 0x00000000
615 #define PORT_HW_CFG_ENABLE_CMS_ENABLED 0x00200000
617 /* Determine the Serdes electrical interface */
618 #define PORT_HW_CFG_NET_SERDES_IF_MASK 0x0F000000
619 #define PORT_HW_CFG_NET_SERDES_IF_SHIFT 24
620 #define PORT_HW_CFG_NET_SERDES_IF_SGMII 0x00000000
621 #define PORT_HW_CFG_NET_SERDES_IF_XFI 0x01000000
622 #define PORT_HW_CFG_NET_SERDES_IF_SFI 0x02000000
623 #define PORT_HW_CFG_NET_SERDES_IF_KR 0x03000000
624 #define PORT_HW_CFG_NET_SERDES_IF_DXGXS 0x04000000
625 #define PORT_HW_CFG_NET_SERDES_IF_KR2 0x05000000
628 u32 speed_capability_mask2; /* 0x28C */
629 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_MASK 0x0000FFFF
630 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_SHIFT 0
631 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_10M_FULL 0x00000001
632 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3__ 0x00000002
633 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3___ 0x00000004
634 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_100M_FULL 0x00000008
635 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_1G 0x00000010
636 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_2_DOT_5G 0x00000020
637 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_10G 0x00000040
638 #define PORT_HW_CFG_SPEED_CAPABILITY2_D3_20G 0x00000080
640 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_MASK 0xFFFF0000
641 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_SHIFT 16
642 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_10M_FULL 0x00010000
643 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0__ 0x00020000
644 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0___ 0x00040000
645 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_100M_FULL 0x00080000
646 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_1G 0x00100000
647 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_2_DOT_5G 0x00200000
648 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_10G 0x00400000
649 #define PORT_HW_CFG_SPEED_CAPABILITY2_D0_20G 0x00800000
652 /* In the case where two media types (e.g. copper and fiber) are
653 present and electrically active at the same time, PHY Selection
654 will determine which of the two PHYs will be designated as the
655 Active PHY and used for a connection to the network. */
656 u32 multi_phy_config; /* 0x290 */
657 #define PORT_HW_CFG_PHY_SELECTION_MASK 0x00000007
658 #define PORT_HW_CFG_PHY_SELECTION_SHIFT 0
659 #define PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT 0x00000000
660 #define PORT_HW_CFG_PHY_SELECTION_FIRST_PHY 0x00000001
661 #define PORT_HW_CFG_PHY_SELECTION_SECOND_PHY 0x00000002
662 #define PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY 0x00000003
663 #define PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY 0x00000004
665 /* When enabled, all second phy nvram parameters will be swapped
666 with the first phy parameters */
667 #define PORT_HW_CFG_PHY_SWAPPED_MASK 0x00000008
668 #define PORT_HW_CFG_PHY_SWAPPED_SHIFT 3
669 #define PORT_HW_CFG_PHY_SWAPPED_DISABLED 0x00000000
670 #define PORT_HW_CFG_PHY_SWAPPED_ENABLED 0x00000008
673 /* Address of the second external phy */
674 u32 external_phy_config2; /* 0x294 */
675 #define PORT_HW_CFG_XGXS_EXT_PHY2_ADDR_MASK 0x000000FF
676 #define PORT_HW_CFG_XGXS_EXT_PHY2_ADDR_SHIFT 0
678 /* The second XGXS external PHY type */
679 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_MASK 0x0000FF00
680 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_SHIFT 8
681 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_DIRECT 0x00000000
682 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8071 0x00000100
683 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8072 0x00000200
684 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8073 0x00000300
685 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8705 0x00000400
686 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8706 0x00000500
687 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8726 0x00000600
688 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8481 0x00000700
689 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_SFX7101 0x00000800
690 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8727 0x00000900
691 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8727_NOC 0x00000a00
692 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84823 0x00000b00
693 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54640 0x00000c00
694 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84833 0x00000d00
695 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54618SE 0x00000e00
696 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8722 0x00000f00
697 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54616 0x00001000
698 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_FAILURE 0x0000fd00
699 #define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_NOT_CONN 0x0000ff00
702 /* 4 times 16 bits for all 4 lanes. For some external PHYs (such as
703 8706, 8726 and 8727) not all 4 values are needed. */
704 u16 xgxs_config2_rx[4]; /* 0x296 */
705 u16 xgxs_config2_tx[4]; /* 0x2A0 */
708 #define PORT_HW_CFG_LANE_SWAP_CFG_MASK 0x0000ffff
709 #define PORT_HW_CFG_LANE_SWAP_CFG_SHIFT 0
711 #define PORT_HW_CFG_LANE_SWAP_CFG_01230123 0x00001b1b
713 #define PORT_HW_CFG_LANE_SWAP_CFG_01233210 0x00001be4
715 #define PORT_HW_CFG_LANE_SWAP_CFG_31203120 0x0000d8d8
717 #define PORT_HW_CFG_LANE_SWAP_CFG_32103210 0x0000e4e4
718 #define PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK 0x000000ff
719 #define PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT 0
720 #define PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK 0x0000ff00
721 #define PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT 8
722 #define PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK 0x0000c000
723 #define PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT 14
725 /* Indicate whether to swap the external phy polarity */
726 #define PORT_HW_CFG_SWAP_PHY_POLARITY_MASK 0x00010000
727 #define PORT_HW_CFG_SWAP_PHY_POLARITY_DISABLED 0x00000000
728 #define PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED 0x00010000
731 u32 external_phy_config;
732 #define PORT_HW_CFG_XGXS_EXT_PHY_ADDR_MASK 0x000000ff
733 #define PORT_HW_CFG_XGXS_EXT_PHY_ADDR_SHIFT 0
735 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_MASK 0x0000ff00
736 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SHIFT 8
737 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT 0x00000000
738 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8071 0x00000100
739 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072 0x00000200
740 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073 0x00000300
741 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705 0x00000400
742 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706 0x00000500
743 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726 0x00000600
744 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481 0x00000700
745 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101 0x00000800
746 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727 0x00000900
747 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC 0x00000a00
748 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823 0x00000b00
749 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54640 0x00000c00
750 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833 0x00000d00
751 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE 0x00000e00
752 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722 0x00000f00
753 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54616 0x00001000
754 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT_WC 0x0000fc00
755 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE 0x0000fd00
756 #define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN 0x0000ff00
758 #define PORT_HW_CFG_SERDES_EXT_PHY_ADDR_MASK 0x00ff0000
759 #define PORT_HW_CFG_SERDES_EXT_PHY_ADDR_SHIFT 16
761 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK 0xff000000
762 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_SHIFT 24
763 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT 0x00000000
764 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482 0x01000000
765 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD 0x02000000
766 #define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN 0xff000000
768 u32 speed_capability_mask;
769 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_MASK 0x0000ffff
770 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_SHIFT 0
771 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_10M_FULL 0x00000001
772 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_10M_HALF 0x00000002
773 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_100M_HALF 0x00000004
774 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_100M_FULL 0x00000008
775 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_1G 0x00000010
776 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_2_5G 0x00000020
777 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_10G 0x00000040
778 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_20G 0x00000080
779 #define PORT_HW_CFG_SPEED_CAPABILITY_D3_RESERVED 0x0000f000
781 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_MASK 0xffff0000
782 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_SHIFT 16
783 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL 0x00010000
784 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF 0x00020000
785 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF 0x00040000
786 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL 0x00080000
787 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_1G 0x00100000
788 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G 0x00200000
789 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_10G 0x00400000
790 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_20G 0x00800000
791 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_RESERVED 0xf0000000
793 /* A place to hold the original MAC address as a backup */
794 u32 backup_mac_upper; /* 0x2B4 */
795 u32 backup_mac_lower; /* 0x2B8 */
800 /****************************************************************************
801 * Shared Feature configuration *
802 ****************************************************************************/
803 struct shared_feat_cfg { /* NVRAM Offset */
805 u32 config; /* 0x450 */
806 #define SHARED_FEATURE_BMC_ECHO_MODE_EN 0x00000001
808 /* Use NVRAM values instead of HW default values */
809 #define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_MASK \
811 #define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_DISABLED \
813 #define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_ENABLED \
816 #define SHARED_FEAT_CFG_NCSI_ID_METHOD_MASK 0x00000008
817 #define SHARED_FEAT_CFG_NCSI_ID_METHOD_SPIO 0x00000000
818 #define SHARED_FEAT_CFG_NCSI_ID_METHOD_NVRAM 0x00000008
820 #define SHARED_FEAT_CFG_NCSI_ID_MASK 0x00000030
821 #define SHARED_FEAT_CFG_NCSI_ID_SHIFT 4
823 /* Override the OTP back to single function mode. When using GPIO,
824 high means only SF, 0 is according to CLP configuration */
825 #define SHARED_FEAT_CFG_FORCE_SF_MODE_MASK 0x00000700
826 #define SHARED_FEAT_CFG_FORCE_SF_MODE_SHIFT 8
827 #define SHARED_FEAT_CFG_FORCE_SF_MODE_MF_ALLOWED 0x00000000
828 #define SHARED_FEAT_CFG_FORCE_SF_MODE_FORCED_SF 0x00000100
829 #define SHARED_FEAT_CFG_FORCE_SF_MODE_SPIO4 0x00000200
830 #define SHARED_FEAT_CFG_FORCE_SF_MODE_SWITCH_INDEPT 0x00000300
831 #define SHARED_FEAT_CFG_FORCE_SF_MODE_AFEX_MODE 0x00000400
833 /* The interval in seconds between sending LLDP packets. Set to zero
834 to disable the feature */
835 #define SHARED_FEAT_CFG_LLDP_XMIT_INTERVAL_MASK 0x00ff0000
836 #define SHARED_FEAT_CFG_LLDP_XMIT_INTERVAL_SHIFT 16
838 /* The assigned device type ID for LLDP usage */
839 #define SHARED_FEAT_CFG_LLDP_DEVICE_TYPE_ID_MASK 0xff000000
840 #define SHARED_FEAT_CFG_LLDP_DEVICE_TYPE_ID_SHIFT 24
845 /****************************************************************************
846 * Port Feature configuration *
847 ****************************************************************************/
848 struct port_feat_cfg { /* port 0: 0x454 port 1: 0x4c8 */
851 #define PORT_FEATURE_BAR1_SIZE_MASK 0x0000000f
852 #define PORT_FEATURE_BAR1_SIZE_SHIFT 0
853 #define PORT_FEATURE_BAR1_SIZE_DISABLED 0x00000000
854 #define PORT_FEATURE_BAR1_SIZE_64K 0x00000001
855 #define PORT_FEATURE_BAR1_SIZE_128K 0x00000002
856 #define PORT_FEATURE_BAR1_SIZE_256K 0x00000003
857 #define PORT_FEATURE_BAR1_SIZE_512K 0x00000004
858 #define PORT_FEATURE_BAR1_SIZE_1M 0x00000005
859 #define PORT_FEATURE_BAR1_SIZE_2M 0x00000006
860 #define PORT_FEATURE_BAR1_SIZE_4M 0x00000007
861 #define PORT_FEATURE_BAR1_SIZE_8M 0x00000008
862 #define PORT_FEATURE_BAR1_SIZE_16M 0x00000009
863 #define PORT_FEATURE_BAR1_SIZE_32M 0x0000000a
864 #define PORT_FEATURE_BAR1_SIZE_64M 0x0000000b
865 #define PORT_FEATURE_BAR1_SIZE_128M 0x0000000c
866 #define PORT_FEATURE_BAR1_SIZE_256M 0x0000000d
867 #define PORT_FEATURE_BAR1_SIZE_512M 0x0000000e
868 #define PORT_FEATURE_BAR1_SIZE_1G 0x0000000f
869 #define PORT_FEATURE_BAR2_SIZE_MASK 0x000000f0
870 #define PORT_FEATURE_BAR2_SIZE_SHIFT 4
871 #define PORT_FEATURE_BAR2_SIZE_DISABLED 0x00000000
872 #define PORT_FEATURE_BAR2_SIZE_64K 0x00000010
873 #define PORT_FEATURE_BAR2_SIZE_128K 0x00000020
874 #define PORT_FEATURE_BAR2_SIZE_256K 0x00000030
875 #define PORT_FEATURE_BAR2_SIZE_512K 0x00000040
876 #define PORT_FEATURE_BAR2_SIZE_1M 0x00000050
877 #define PORT_FEATURE_BAR2_SIZE_2M 0x00000060
878 #define PORT_FEATURE_BAR2_SIZE_4M 0x00000070
879 #define PORT_FEATURE_BAR2_SIZE_8M 0x00000080
880 #define PORT_FEATURE_BAR2_SIZE_16M 0x00000090
881 #define PORT_FEATURE_BAR2_SIZE_32M 0x000000a0
882 #define PORT_FEATURE_BAR2_SIZE_64M 0x000000b0
883 #define PORT_FEATURE_BAR2_SIZE_128M 0x000000c0
884 #define PORT_FEATURE_BAR2_SIZE_256M 0x000000d0
885 #define PORT_FEATURE_BAR2_SIZE_512M 0x000000e0
886 #define PORT_FEATURE_BAR2_SIZE_1G 0x000000f0
888 #define PORT_FEAT_CFG_DCBX_MASK 0x00000100
889 #define PORT_FEAT_CFG_DCBX_DISABLED 0x00000000
890 #define PORT_FEAT_CFG_DCBX_ENABLED 0x00000100
892 #define PORT_FEATURE_EN_SIZE_MASK 0x0f000000
893 #define PORT_FEATURE_EN_SIZE_SHIFT 24
894 #define PORT_FEATURE_WOL_ENABLED 0x01000000
895 #define PORT_FEATURE_MBA_ENABLED 0x02000000
896 #define PORT_FEATURE_MFW_ENABLED 0x04000000
898 /* Advertise expansion ROM even if MBA is disabled */
899 #define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_MASK 0x08000000
900 #define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_DISABLED 0x00000000
901 #define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_ENABLED 0x08000000
903 /* Check the optic vendor via i2c against a list of approved modules
904 in a separate nvram image */
905 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK 0xe0000000
906 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_SHIFT 29
907 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT \
909 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER \
911 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_WARNING_MSG 0x40000000
912 #define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN 0x60000000
915 /* Default is used when driver sets to "auto" mode */
916 #define PORT_FEATURE_WOL_DEFAULT_MASK 0x00000003
917 #define PORT_FEATURE_WOL_DEFAULT_SHIFT 0
918 #define PORT_FEATURE_WOL_DEFAULT_DISABLE 0x00000000
919 #define PORT_FEATURE_WOL_DEFAULT_MAGIC 0x00000001
920 #define PORT_FEATURE_WOL_DEFAULT_ACPI 0x00000002
921 #define PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI 0x00000003
922 #define PORT_FEATURE_WOL_RES_PAUSE_CAP 0x00000004
923 #define PORT_FEATURE_WOL_RES_ASYM_PAUSE_CAP 0x00000008
924 #define PORT_FEATURE_WOL_ACPI_UPON_MGMT 0x00000010
927 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK 0x00000007
928 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT 0
929 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE 0x00000000
930 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL 0x00000001
931 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP 0x00000002
932 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_ISCSIB 0x00000003
933 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_FCOE_BOOT 0x00000004
934 #define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_NONE 0x00000007
936 #define PORT_FEATURE_MBA_BOOT_RETRY_MASK 0x00000038
937 #define PORT_FEATURE_MBA_BOOT_RETRY_SHIFT 3
939 #define PORT_FEATURE_MBA_RES_PAUSE_CAP 0x00000100
940 #define PORT_FEATURE_MBA_RES_ASYM_PAUSE_CAP 0x00000200
941 #define PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE 0x00000400
942 #define PORT_FEATURE_MBA_HOTKEY_MASK 0x00000800
943 #define PORT_FEATURE_MBA_HOTKEY_CTRL_S 0x00000000
944 #define PORT_FEATURE_MBA_HOTKEY_CTRL_B 0x00000800
945 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK 0x000ff000
946 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT 12
947 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED 0x00000000
948 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_2K 0x00001000
949 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_4K 0x00002000
950 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_8K 0x00003000
951 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_16K 0x00004000
952 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_32K 0x00005000
953 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_64K 0x00006000
954 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_128K 0x00007000
955 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_256K 0x00008000
956 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_512K 0x00009000
957 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_1M 0x0000a000
958 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_2M 0x0000b000
959 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_4M 0x0000c000
960 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_8M 0x0000d000
961 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_16M 0x0000e000
962 #define PORT_FEATURE_MBA_EXP_ROM_SIZE_32M 0x0000f000
963 #define PORT_FEATURE_MBA_MSG_TIMEOUT_MASK 0x00f00000
964 #define PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT 20
965 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK 0x03000000
966 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT 24
967 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO 0x00000000
968 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS 0x01000000
969 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H 0x02000000
970 #define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H 0x03000000
971 #define PORT_FEATURE_MBA_LINK_SPEED_MASK 0x3c000000
972 #define PORT_FEATURE_MBA_LINK_SPEED_SHIFT 26
973 #define PORT_FEATURE_MBA_LINK_SPEED_AUTO 0x00000000
974 #define PORT_FEATURE_MBA_LINK_SPEED_10HD 0x04000000
975 #define PORT_FEATURE_MBA_LINK_SPEED_10FD 0x08000000
976 #define PORT_FEATURE_MBA_LINK_SPEED_100HD 0x0c000000
977 #define PORT_FEATURE_MBA_LINK_SPEED_100FD 0x10000000
978 #define PORT_FEATURE_MBA_LINK_SPEED_1GBPS 0x14000000
979 #define PORT_FEATURE_MBA_LINK_SPEED_2_5GBPS 0x18000000
980 #define PORT_FEATURE_MBA_LINK_SPEED_10GBPS_CX4 0x1c000000
981 #define PORT_FEATURE_MBA_LINK_SPEED_20GBPS 0x20000000
983 #define PORT_FEATURE_BMC_LINK_OVERRIDE_MASK 0x00000001
984 #define PORT_FEATURE_BMC_LINK_OVERRIDE_DEFAULT 0x00000000
985 #define PORT_FEATURE_BMC_LINK_OVERRIDE_EN 0x00000001
988 #define PORT_FEATURE_MBA_VLAN_TAG_MASK 0x0000ffff
989 #define PORT_FEATURE_MBA_VLAN_TAG_SHIFT 0
990 #define PORT_FEATURE_MBA_VLAN_EN 0x00010000
993 #define PORT_FEATURE_RESOURCE_CFG_VALID 0x00000001
994 #define PORT_FEATURE_RESOURCE_CFG_DIAG 0x00000002
995 #define PORT_FEATURE_RESOURCE_CFG_L2 0x00000004
996 #define PORT_FEATURE_RESOURCE_CFG_ISCSI 0x00000008
997 #define PORT_FEATURE_RESOURCE_CFG_RDMA 0x00000010
1000 #define PORT_FEATURE_SMBUS_ADDR_MASK 0x000000fe
1001 #define PORT_FEATURE_SMBUS_ADDR_SHIFT 1
1004 #define PORT_FEAT_CFG_VF_BAR2_SIZE_MASK 0x0000000f
1005 #define PORT_FEAT_CFG_VF_BAR2_SIZE_SHIFT 0
1006 #define PORT_FEAT_CFG_VF_BAR2_SIZE_DISABLED 0x00000000
1007 #define PORT_FEAT_CFG_VF_BAR2_SIZE_4K 0x00000001
1008 #define PORT_FEAT_CFG_VF_BAR2_SIZE_8K 0x00000002
1009 #define PORT_FEAT_CFG_VF_BAR2_SIZE_16K 0x00000003
1010 #define PORT_FEAT_CFG_VF_BAR2_SIZE_32K 0x00000004
1011 #define PORT_FEAT_CFG_VF_BAR2_SIZE_64K 0x00000005
1012 #define PORT_FEAT_CFG_VF_BAR2_SIZE_128K 0x00000006
1013 #define PORT_FEAT_CFG_VF_BAR2_SIZE_256K 0x00000007
1014 #define PORT_FEAT_CFG_VF_BAR2_SIZE_512K 0x00000008
1015 #define PORT_FEAT_CFG_VF_BAR2_SIZE_1M 0x00000009
1016 #define PORT_FEAT_CFG_VF_BAR2_SIZE_2M 0x0000000a
1017 #define PORT_FEAT_CFG_VF_BAR2_SIZE_4M 0x0000000b
1018 #define PORT_FEAT_CFG_VF_BAR2_SIZE_8M 0x0000000c
1019 #define PORT_FEAT_CFG_VF_BAR2_SIZE_16M 0x0000000d
1020 #define PORT_FEAT_CFG_VF_BAR2_SIZE_32M 0x0000000e
1021 #define PORT_FEAT_CFG_VF_BAR2_SIZE_64M 0x0000000f
1023 u32 link_config; /* Used as HW defaults for the driver */
1024 #define PORT_FEATURE_CONNECTED_SWITCH_MASK 0x03000000
1025 #define PORT_FEATURE_CONNECTED_SWITCH_SHIFT 24
1026 /* (forced) low speed switch (< 10G) */
1027 #define PORT_FEATURE_CON_SWITCH_1G_SWITCH 0x00000000
1028 /* (forced) high speed switch (>= 10G) */
1029 #define PORT_FEATURE_CON_SWITCH_10G_SWITCH 0x01000000
1030 #define PORT_FEATURE_CON_SWITCH_AUTO_DETECT 0x02000000
1031 #define PORT_FEATURE_CON_SWITCH_ONE_TIME_DETECT 0x03000000
1033 #define PORT_FEATURE_LINK_SPEED_MASK 0x000f0000
1034 #define PORT_FEATURE_LINK_SPEED_SHIFT 16
1035 #define PORT_FEATURE_LINK_SPEED_AUTO 0x00000000
1036 #define PORT_FEATURE_LINK_SPEED_10M_FULL 0x00010000
1037 #define PORT_FEATURE_LINK_SPEED_10M_HALF 0x00020000
1038 #define PORT_FEATURE_LINK_SPEED_100M_HALF 0x00030000
1039 #define PORT_FEATURE_LINK_SPEED_100M_FULL 0x00040000
1040 #define PORT_FEATURE_LINK_SPEED_1G 0x00050000
1041 #define PORT_FEATURE_LINK_SPEED_2_5G 0x00060000
1042 #define PORT_FEATURE_LINK_SPEED_10G_CX4 0x00070000
1043 #define PORT_FEATURE_LINK_SPEED_20G 0x00080000
1045 #define PORT_FEATURE_FLOW_CONTROL_MASK 0x00000700
1046 #define PORT_FEATURE_FLOW_CONTROL_SHIFT 8
1047 #define PORT_FEATURE_FLOW_CONTROL_AUTO 0x00000000
1048 #define PORT_FEATURE_FLOW_CONTROL_TX 0x00000100
1049 #define PORT_FEATURE_FLOW_CONTROL_RX 0x00000200
1050 #define PORT_FEATURE_FLOW_CONTROL_BOTH 0x00000300
1051 #define PORT_FEATURE_FLOW_CONTROL_NONE 0x00000400
1053 /* The default for MCP link configuration,
1054 uses the same defines as link_config */
1055 u32 mfw_wol_link_cfg;
1057 /* The default for the driver of the second external phy,
1058 uses the same defines as link_config */
1059 u32 link_config2; /* 0x47C */
1061 /* The default for MCP of the second external phy,
1062 uses the same defines as link_config */
1063 u32 mfw_wol_link_cfg2; /* 0x480 */
1066 /* EEE power saving mode */
1067 u32 eee_power_mode; /* 0x484 */
1068 #define PORT_FEAT_CFG_EEE_POWER_MODE_MASK 0x000000FF
1069 #define PORT_FEAT_CFG_EEE_POWER_MODE_SHIFT 0
1070 #define PORT_FEAT_CFG_EEE_POWER_MODE_DISABLED 0x00000000
1071 #define PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED 0x00000001
1072 #define PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE 0x00000002
1073 #define PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY 0x00000003
1076 u32 Reserved2[16]; /* 0x488 */
1080 /****************************************************************************
1081 * Device Information *
1082 ****************************************************************************/
1083 struct shm_dev_info { /* size */
1085 u32 bc_rev; /* 8 bits each: major, minor, build */ /* 4 */
1087 struct shared_hw_cfg shared_hw_config; /* 40 */
1089 struct port_hw_cfg port_hw_config[PORT_MAX]; /* 400*2=800 */
1091 struct shared_feat_cfg shared_feature_config; /* 4 */
1093 struct port_feat_cfg port_feature_config[PORT_MAX];/* 116*2=232 */
1098 #if !defined(__LITTLE_ENDIAN) && !defined(__BIG_ENDIAN)
1099 #error "Missing either LITTLE_ENDIAN or BIG_ENDIAN definition."
1110 #define E1_FUNC_MAX 2
1111 #define E1H_FUNC_MAX 8
1112 #define E2_FUNC_MAX 4 /* per path */
1121 #define E2_VF_MAX 64 /* HC_REG_VF_CONFIGURATION_SIZE */
1122 /* This value (in milliseconds) determines the frequency of the driver
1123 * issuing the PULSE message code. The firmware monitors this periodic
1124 * pulse to determine when to switch to an OS-absent mode. */
1125 #define DRV_PULSE_PERIOD_MS 250
1127 /* This value (in milliseconds) determines how long the driver should
1128 * wait for an acknowledgement from the firmware before timing out. Once
1129 * the firmware has timed out, the driver will assume there is no firmware
1130 * running and there won't be any firmware-driver synchronization during a
1132 #define FW_ACK_TIME_OUT_MS 5000
1134 #define FW_ACK_POLL_TIME_MS 1
1136 #define FW_ACK_NUM_OF_POLL (FW_ACK_TIME_OUT_MS/FW_ACK_POLL_TIME_MS)
1138 #define MFW_TRACE_SIGNATURE 0x54524342
1140 /****************************************************************************
1141 * Driver <-> FW Mailbox *
1142 ****************************************************************************/
1143 struct drv_port_mb {
1146 /* Driver should update this field on any link change event */
1148 #define LINK_STATUS_NONE (0<<0)
1149 #define LINK_STATUS_LINK_FLAG_MASK 0x00000001
1150 #define LINK_STATUS_LINK_UP 0x00000001
1151 #define LINK_STATUS_SPEED_AND_DUPLEX_MASK 0x0000001E
1152 #define LINK_STATUS_SPEED_AND_DUPLEX_AN_NOT_COMPLETE (0<<1)
1153 #define LINK_STATUS_SPEED_AND_DUPLEX_10THD (1<<1)
1154 #define LINK_STATUS_SPEED_AND_DUPLEX_10TFD (2<<1)
1155 #define LINK_STATUS_SPEED_AND_DUPLEX_100TXHD (3<<1)
1156 #define LINK_STATUS_SPEED_AND_DUPLEX_100T4 (4<<1)
1157 #define LINK_STATUS_SPEED_AND_DUPLEX_100TXFD (5<<1)
1158 #define LINK_STATUS_SPEED_AND_DUPLEX_1000THD (6<<1)
1159 #define LINK_STATUS_SPEED_AND_DUPLEX_1000TFD (7<<1)
1160 #define LINK_STATUS_SPEED_AND_DUPLEX_1000XFD (7<<1)
1161 #define LINK_STATUS_SPEED_AND_DUPLEX_2500THD (8<<1)
1162 #define LINK_STATUS_SPEED_AND_DUPLEX_2500TFD (9<<1)
1163 #define LINK_STATUS_SPEED_AND_DUPLEX_2500XFD (9<<1)
1164 #define LINK_STATUS_SPEED_AND_DUPLEX_10GTFD (10<<1)
1165 #define LINK_STATUS_SPEED_AND_DUPLEX_10GXFD (10<<1)
1166 #define LINK_STATUS_SPEED_AND_DUPLEX_20GTFD (11<<1)
1167 #define LINK_STATUS_SPEED_AND_DUPLEX_20GXFD (11<<1)
1169 #define LINK_STATUS_AUTO_NEGOTIATE_FLAG_MASK 0x00000020
1170 #define LINK_STATUS_AUTO_NEGOTIATE_ENABLED 0x00000020
1172 #define LINK_STATUS_AUTO_NEGOTIATE_COMPLETE 0x00000040
1173 #define LINK_STATUS_PARALLEL_DETECTION_FLAG_MASK 0x00000080
1174 #define LINK_STATUS_PARALLEL_DETECTION_USED 0x00000080
1176 #define LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE 0x00000200
1177 #define LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE 0x00000400
1178 #define LINK_STATUS_LINK_PARTNER_100T4_CAPABLE 0x00000800
1179 #define LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE 0x00001000
1180 #define LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE 0x00002000
1181 #define LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE 0x00004000
1182 #define LINK_STATUS_LINK_PARTNER_10THD_CAPABLE 0x00008000
1184 #define LINK_STATUS_TX_FLOW_CONTROL_FLAG_MASK 0x00010000
1185 #define LINK_STATUS_TX_FLOW_CONTROL_ENABLED 0x00010000
1187 #define LINK_STATUS_RX_FLOW_CONTROL_FLAG_MASK 0x00020000
1188 #define LINK_STATUS_RX_FLOW_CONTROL_ENABLED 0x00020000
1190 #define LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK 0x000C0000
1191 #define LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE (0<<18)
1192 #define LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE (1<<18)
1193 #define LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE (2<<18)
1194 #define LINK_STATUS_LINK_PARTNER_BOTH_PAUSE (3<<18)
1196 #define LINK_STATUS_SERDES_LINK 0x00100000
1198 #define LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE 0x00200000
1199 #define LINK_STATUS_LINK_PARTNER_2500XHD_CAPABLE 0x00400000
1200 #define LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE 0x00800000
1201 #define LINK_STATUS_LINK_PARTNER_20GXFD_CAPABLE 0x10000000
1203 #define LINK_STATUS_PFC_ENABLED 0x20000000
1205 #define LINK_STATUS_PHYSICAL_LINK_FLAG 0x40000000
1206 #define LINK_STATUS_SFP_TX_FAULT 0x80000000
1212 /* MCP firmware does not use this field */
1213 u32 ext_phy_fw_version;
1218 struct drv_func_mb {
1221 #define DRV_MSG_CODE_MASK 0xffff0000
1222 #define DRV_MSG_CODE_LOAD_REQ 0x10000000
1223 #define DRV_MSG_CODE_LOAD_DONE 0x11000000
1224 #define DRV_MSG_CODE_UNLOAD_REQ_WOL_EN 0x20000000
1225 #define DRV_MSG_CODE_UNLOAD_REQ_WOL_DIS 0x20010000
1226 #define DRV_MSG_CODE_UNLOAD_REQ_WOL_MCP 0x20020000
1227 #define DRV_MSG_CODE_UNLOAD_DONE 0x21000000
1228 #define DRV_MSG_CODE_DCC_OK 0x30000000
1229 #define DRV_MSG_CODE_DCC_FAILURE 0x31000000
1230 #define DRV_MSG_CODE_DIAG_ENTER_REQ 0x50000000
1231 #define DRV_MSG_CODE_DIAG_EXIT_REQ 0x60000000
1232 #define DRV_MSG_CODE_VALIDATE_KEY 0x70000000
1233 #define DRV_MSG_CODE_GET_CURR_KEY 0x80000000
1234 #define DRV_MSG_CODE_GET_UPGRADE_KEY 0x81000000
1235 #define DRV_MSG_CODE_GET_MANUF_KEY 0x82000000
1236 #define DRV_MSG_CODE_LOAD_L2B_PRAM 0x90000000
1238 * The optic module verification command requires bootcode
1239 * v5.0.6 or later, te specific optic module verification command
1240 * requires bootcode v5.2.12 or later
1242 #define DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL 0xa0000000
1243 #define REQ_BC_VER_4_VRFY_FIRST_PHY_OPT_MDL 0x00050006
1244 #define DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL 0xa1000000
1245 #define REQ_BC_VER_4_VRFY_SPECIFIC_PHY_OPT_MDL 0x00050234
1246 #define DRV_MSG_CODE_VRFY_AFEX_SUPPORTED 0xa2000000
1247 #define REQ_BC_VER_4_VRFY_AFEX_SUPPORTED 0x00070002
1248 #define REQ_BC_VER_4_SFP_TX_DISABLE_SUPPORTED 0x00070014
1249 #define REQ_BC_VER_4_PFC_STATS_SUPPORTED 0x00070201
1250 #define REQ_BC_VER_4_FCOE_FEATURES 0x00070209
1252 #define DRV_MSG_CODE_DCBX_ADMIN_PMF_MSG 0xb0000000
1253 #define DRV_MSG_CODE_DCBX_PMF_DRV_OK 0xb2000000
1254 #define REQ_BC_VER_4_DCBX_ADMIN_MSG_NON_PMF 0x00070401
1256 #define DRV_MSG_CODE_VF_DISABLED_DONE 0xc0000000
1258 #define DRV_MSG_CODE_AFEX_DRIVER_SETMAC 0xd0000000
1259 #define DRV_MSG_CODE_AFEX_LISTGET_ACK 0xd1000000
1260 #define DRV_MSG_CODE_AFEX_LISTSET_ACK 0xd2000000
1261 #define DRV_MSG_CODE_AFEX_STATSGET_ACK 0xd3000000
1262 #define DRV_MSG_CODE_AFEX_VIFSET_ACK 0xd4000000
1264 #define DRV_MSG_CODE_DRV_INFO_ACK 0xd8000000
1265 #define DRV_MSG_CODE_DRV_INFO_NACK 0xd9000000
1267 #define DRV_MSG_CODE_EEE_RESULTS_ACK 0xda000000
1269 #define DRV_MSG_CODE_SET_MF_BW 0xe0000000
1270 #define REQ_BC_VER_4_SET_MF_BW 0x00060202
1271 #define DRV_MSG_CODE_SET_MF_BW_ACK 0xe1000000
1273 #define DRV_MSG_CODE_LINK_STATUS_CHANGED 0x01000000
1275 #define DRV_MSG_CODE_INITIATE_FLR 0x02000000
1276 #define REQ_BC_VER_4_INITIATE_FLR 0x00070213
1278 #define BIOS_MSG_CODE_LIC_CHALLENGE 0xff010000
1279 #define BIOS_MSG_CODE_LIC_RESPONSE 0xff020000
1280 #define BIOS_MSG_CODE_VIRT_MAC_PRIM 0xff030000
1281 #define BIOS_MSG_CODE_VIRT_MAC_ISCSI 0xff040000
1283 #define DRV_MSG_SEQ_NUMBER_MASK 0x0000ffff
1286 #define DRV_MSG_CODE_SET_MF_BW_MIN_MASK 0x00ff0000
1287 #define DRV_MSG_CODE_SET_MF_BW_MAX_MASK 0xff000000
1289 #define DRV_MSG_CODE_UNLOAD_SKIP_LINK_RESET 0x00000002
1291 #define DRV_MSG_CODE_LOAD_REQ_WITH_LFA 0x0000100a
1293 #define FW_MSG_CODE_MASK 0xffff0000
1294 #define FW_MSG_CODE_DRV_LOAD_COMMON 0x10100000
1295 #define FW_MSG_CODE_DRV_LOAD_PORT 0x10110000
1296 #define FW_MSG_CODE_DRV_LOAD_FUNCTION 0x10120000
1297 /* Load common chip is supported from bc 6.0.0 */
1298 #define REQ_BC_VER_4_DRV_LOAD_COMMON_CHIP 0x00060000
1299 #define FW_MSG_CODE_DRV_LOAD_COMMON_CHIP 0x10130000
1301 #define FW_MSG_CODE_DRV_LOAD_REFUSED 0x10200000
1302 #define FW_MSG_CODE_DRV_LOAD_DONE 0x11100000
1303 #define FW_MSG_CODE_DRV_UNLOAD_COMMON 0x20100000
1304 #define FW_MSG_CODE_DRV_UNLOAD_PORT 0x20110000
1305 #define FW_MSG_CODE_DRV_UNLOAD_FUNCTION 0x20120000
1306 #define FW_MSG_CODE_DRV_UNLOAD_DONE 0x21100000
1307 #define FW_MSG_CODE_DCC_DONE 0x30100000
1308 #define FW_MSG_CODE_LLDP_DONE 0x40100000
1309 #define FW_MSG_CODE_DIAG_ENTER_DONE 0x50100000
1310 #define FW_MSG_CODE_DIAG_REFUSE 0x50200000
1311 #define FW_MSG_CODE_DIAG_EXIT_DONE 0x60100000
1312 #define FW_MSG_CODE_VALIDATE_KEY_SUCCESS 0x70100000
1313 #define FW_MSG_CODE_VALIDATE_KEY_FAILURE 0x70200000
1314 #define FW_MSG_CODE_GET_KEY_DONE 0x80100000
1315 #define FW_MSG_CODE_NO_KEY 0x80f00000
1316 #define FW_MSG_CODE_LIC_INFO_NOT_READY 0x80f80000
1317 #define FW_MSG_CODE_L2B_PRAM_LOADED 0x90100000
1318 #define FW_MSG_CODE_L2B_PRAM_T_LOAD_FAILURE 0x90210000
1319 #define FW_MSG_CODE_L2B_PRAM_C_LOAD_FAILURE 0x90220000
1320 #define FW_MSG_CODE_L2B_PRAM_X_LOAD_FAILURE 0x90230000
1321 #define FW_MSG_CODE_L2B_PRAM_U_LOAD_FAILURE 0x90240000
1322 #define FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS 0xa0100000
1323 #define FW_MSG_CODE_VRFY_OPT_MDL_INVLD_IMG 0xa0200000
1324 #define FW_MSG_CODE_VRFY_OPT_MDL_UNAPPROVED 0xa0300000
1325 #define FW_MSG_CODE_VF_DISABLED_DONE 0xb0000000
1326 #define FW_MSG_CODE_HW_SET_INVALID_IMAGE 0xb0100000
1328 #define FW_MSG_CODE_AFEX_DRIVER_SETMAC_DONE 0xd0100000
1329 #define FW_MSG_CODE_AFEX_LISTGET_ACK 0xd1100000
1330 #define FW_MSG_CODE_AFEX_LISTSET_ACK 0xd2100000
1331 #define FW_MSG_CODE_AFEX_STATSGET_ACK 0xd3100000
1332 #define FW_MSG_CODE_AFEX_VIFSET_ACK 0xd4100000
1334 #define FW_MSG_CODE_DRV_INFO_ACK 0xd8100000
1335 #define FW_MSG_CODE_DRV_INFO_NACK 0xd9100000
1337 #define FW_MSG_CODE_EEE_RESULS_ACK 0xda100000
1339 #define FW_MSG_CODE_SET_MF_BW_SENT 0xe0000000
1340 #define FW_MSG_CODE_SET_MF_BW_DONE 0xe1000000
1342 #define FW_MSG_CODE_LINK_CHANGED_ACK 0x01100000
1344 #define FW_MSG_CODE_LIC_CHALLENGE 0xff010000
1345 #define FW_MSG_CODE_LIC_RESPONSE 0xff020000
1346 #define FW_MSG_CODE_VIRT_MAC_PRIM 0xff030000
1347 #define FW_MSG_CODE_VIRT_MAC_ISCSI 0xff040000
1349 #define FW_MSG_SEQ_NUMBER_MASK 0x0000ffff
1354 #define DRV_PULSE_SEQ_MASK 0x00007fff
1355 #define DRV_PULSE_SYSTEM_TIME_MASK 0xffff0000
1357 * The system time is in the format of
1358 * (year-2001)*12*32 + month*32 + day.
1360 #define DRV_PULSE_ALWAYS_ALIVE 0x00008000
1362 * Indicate to the firmware not to go into the
1363 * OS-absent when it is not getting driver pulse.
1364 * This is used for debugging as well for PXE(MBA).
1368 #define MCP_PULSE_SEQ_MASK 0x00007fff
1369 #define MCP_PULSE_ALWAYS_ALIVE 0x00008000
1370 /* Indicates to the driver not to assert due to lack
1371 * of MCP response */
1372 #define MCP_EVENT_MASK 0xffff0000
1373 #define MCP_EVENT_OTHER_DRIVER_RESET_REQ 0x00010000
1375 u32 iscsi_boot_signature;
1376 u32 iscsi_boot_block_offset;
1379 #define DRV_STATUS_PMF 0x00000001
1380 #define DRV_STATUS_VF_DISABLED 0x00000002
1381 #define DRV_STATUS_SET_MF_BW 0x00000004
1382 #define DRV_STATUS_LINK_EVENT 0x00000008
1384 #define DRV_STATUS_DCC_EVENT_MASK 0x0000ff00
1385 #define DRV_STATUS_DCC_DISABLE_ENABLE_PF 0x00000100
1386 #define DRV_STATUS_DCC_BANDWIDTH_ALLOCATION 0x00000200
1387 #define DRV_STATUS_DCC_CHANGE_MAC_ADDRESS 0x00000400
1388 #define DRV_STATUS_DCC_RESERVED1 0x00000800
1389 #define DRV_STATUS_DCC_SET_PROTOCOL 0x00001000
1390 #define DRV_STATUS_DCC_SET_PRIORITY 0x00002000
1392 #define DRV_STATUS_DCBX_EVENT_MASK 0x000f0000
1393 #define DRV_STATUS_DCBX_NEGOTIATION_RESULTS 0x00010000
1394 #define DRV_STATUS_AFEX_EVENT_MASK 0x03f00000
1395 #define DRV_STATUS_AFEX_LISTGET_REQ 0x00100000
1396 #define DRV_STATUS_AFEX_LISTSET_REQ 0x00200000
1397 #define DRV_STATUS_AFEX_STATSGET_REQ 0x00400000
1398 #define DRV_STATUS_AFEX_VIFSET_REQ 0x00800000
1400 #define DRV_STATUS_DRV_INFO_REQ 0x04000000
1402 #define DRV_STATUS_EEE_NEGOTIATION_RESULTS 0x08000000
1405 #define VIRT_MAC_SIGN_MASK 0xffff0000
1406 #define VIRT_MAC_SIGNATURE 0x564d0000
1412 /****************************************************************************
1413 * Management firmware state *
1414 ****************************************************************************/
1415 /* Allocate 440 bytes for management firmware */
1416 #define MGMTFW_STATE_WORD_SIZE 110
1418 struct mgmtfw_state {
1419 u32 opaque[MGMTFW_STATE_WORD_SIZE];
1423 /****************************************************************************
1424 * Multi-Function configuration *
1425 ****************************************************************************/
1426 struct shared_mf_cfg {
1429 #define SHARED_MF_CLP_SET_DEFAULT 0x00000000
1431 #define SHARED_MF_CLP_EXIT 0x00000001
1433 #define SHARED_MF_CLP_EXIT_DONE 0x00010000
1437 struct port_mf_cfg {
1439 u32 dynamic_cfg; /* device control channel */
1440 #define PORT_MF_CFG_E1HOV_TAG_MASK 0x0000ffff
1441 #define PORT_MF_CFG_E1HOV_TAG_SHIFT 0
1442 #define PORT_MF_CFG_E1HOV_TAG_DEFAULT PORT_MF_CFG_E1HOV_TAG_MASK
1448 struct func_mf_cfg {
1452 /* function 0 of each port cannot be hidden */
1453 #define FUNC_MF_CFG_FUNC_HIDE 0x00000001
1455 #define FUNC_MF_CFG_PROTOCOL_MASK 0x00000006
1456 #define FUNC_MF_CFG_PROTOCOL_FCOE 0x00000000
1457 #define FUNC_MF_CFG_PROTOCOL_ETHERNET 0x00000002
1458 #define FUNC_MF_CFG_PROTOCOL_ETHERNET_WITH_RDMA 0x00000004
1459 #define FUNC_MF_CFG_PROTOCOL_ISCSI 0x00000006
1460 #define FUNC_MF_CFG_PROTOCOL_DEFAULT \
1461 FUNC_MF_CFG_PROTOCOL_ETHERNET_WITH_RDMA
1463 #define FUNC_MF_CFG_FUNC_DISABLED 0x00000008
1464 #define FUNC_MF_CFG_FUNC_DELETED 0x00000010
1467 /* 0 - low priority, 3 - high priority */
1468 #define FUNC_MF_CFG_TRANSMIT_PRIORITY_MASK 0x00000300
1469 #define FUNC_MF_CFG_TRANSMIT_PRIORITY_SHIFT 8
1470 #define FUNC_MF_CFG_TRANSMIT_PRIORITY_DEFAULT 0x00000000
1473 /* value range - 0..100, increments in 100Mbps */
1474 #define FUNC_MF_CFG_MIN_BW_MASK 0x00ff0000
1475 #define FUNC_MF_CFG_MIN_BW_SHIFT 16
1476 #define FUNC_MF_CFG_MIN_BW_DEFAULT 0x00000000
1477 #define FUNC_MF_CFG_MAX_BW_MASK 0xff000000
1478 #define FUNC_MF_CFG_MAX_BW_SHIFT 24
1479 #define FUNC_MF_CFG_MAX_BW_DEFAULT 0x64000000
1481 u32 mac_upper; /* MAC */
1482 #define FUNC_MF_CFG_UPPERMAC_MASK 0x0000ffff
1483 #define FUNC_MF_CFG_UPPERMAC_SHIFT 0
1484 #define FUNC_MF_CFG_UPPERMAC_DEFAULT FUNC_MF_CFG_UPPERMAC_MASK
1486 #define FUNC_MF_CFG_LOWERMAC_DEFAULT 0xffffffff
1488 u32 e1hov_tag; /* VNI */
1489 #define FUNC_MF_CFG_E1HOV_TAG_MASK 0x0000ffff
1490 #define FUNC_MF_CFG_E1HOV_TAG_SHIFT 0
1491 #define FUNC_MF_CFG_E1HOV_TAG_DEFAULT FUNC_MF_CFG_E1HOV_TAG_MASK
1493 /* afex default VLAN ID - 12 bits */
1494 #define FUNC_MF_CFG_AFEX_VLAN_MASK 0x0fff0000
1495 #define FUNC_MF_CFG_AFEX_VLAN_SHIFT 16
1498 #define FUNC_MF_CFG_AFEX_COS_FILTER_MASK 0x000000ff
1499 #define FUNC_MF_CFG_AFEX_COS_FILTER_SHIFT 0
1500 #define FUNC_MF_CFG_AFEX_MBA_ENABLED_MASK 0x0000ff00
1501 #define FUNC_MF_CFG_AFEX_MBA_ENABLED_SHIFT 8
1502 #define FUNC_MF_CFG_AFEX_MBA_ENABLED_VAL 0x00000100
1503 #define FUNC_MF_CFG_AFEX_VLAN_MODE_MASK 0x000f0000
1504 #define FUNC_MF_CFG_AFEX_VLAN_MODE_SHIFT 16
1509 enum mf_cfg_afex_vlan_mode {
1510 FUNC_MF_CFG_AFEX_VLAN_TRUNK_MODE = 0,
1511 FUNC_MF_CFG_AFEX_VLAN_ACCESS_MODE,
1512 FUNC_MF_CFG_AFEX_VLAN_TRUNK_TAG_NATIVE_MODE
1515 /* This structure is not applicable and should not be accessed on 57711 */
1516 struct func_ext_cfg {
1518 #define MACP_FUNC_CFG_FLAGS_MASK 0x000000FF
1519 #define MACP_FUNC_CFG_FLAGS_SHIFT 0
1520 #define MACP_FUNC_CFG_FLAGS_ENABLED 0x00000001
1521 #define MACP_FUNC_CFG_FLAGS_ETHERNET 0x00000002
1522 #define MACP_FUNC_CFG_FLAGS_ISCSI_OFFLOAD 0x00000004
1523 #define MACP_FUNC_CFG_FLAGS_FCOE_OFFLOAD 0x00000008
1525 u32 iscsi_mac_addr_upper;
1526 u32 iscsi_mac_addr_lower;
1528 u32 fcoe_mac_addr_upper;
1529 u32 fcoe_mac_addr_lower;
1531 u32 fcoe_wwn_port_name_upper;
1532 u32 fcoe_wwn_port_name_lower;
1534 u32 fcoe_wwn_node_name_upper;
1535 u32 fcoe_wwn_node_name_lower;
1538 #define MF_FUNC_CFG_PRESERVE_L2_MAC (1<<0)
1539 #define MF_FUNC_CFG_PRESERVE_ISCSI_MAC (1<<1)
1540 #define MF_FUNC_CFG_PRESERVE_FCOE_MAC (1<<2)
1541 #define MF_FUNC_CFG_PRESERVE_FCOE_WWN_P (1<<3)
1542 #define MF_FUNC_CFG_PRESERVE_FCOE_WWN_N (1<<4)
1543 #define MF_FUNC_CFG_PRESERVE_TX_BW (1<<5)
1548 struct shared_mf_cfg shared_mf_config; /* 0x4 */
1550 struct port_mf_cfg port_mf_config[NVM_PATH_MAX][PORT_MAX];
1551 /* for all chips, there are 8 mf functions */
1552 struct func_mf_cfg func_mf_config[E1H_FUNC_MAX]; /* 0x18 * 8 = 0xc0 */
1554 * Extended configuration per function - this array does not exist and
1555 * should not be accessed on 57711
1557 struct func_ext_cfg func_ext_config[E1H_FUNC_MAX]; /* 0x28 * 8 = 0x140*/
1560 /****************************************************************************
1561 * Shared Memory Region *
1562 ****************************************************************************/
1563 struct shmem_region { /* SharedMem Offset (size) */
1565 u32 validity_map[PORT_MAX]; /* 0x0 (4*2 = 0x8) */
1566 #define SHR_MEM_FORMAT_REV_MASK 0xff000000
1567 #define SHR_MEM_FORMAT_REV_ID ('A'<<24)
1569 #define SHR_MEM_VALIDITY_PCI_CFG 0x00100000
1570 #define SHR_MEM_VALIDITY_MB 0x00200000
1571 #define SHR_MEM_VALIDITY_DEV_INFO 0x00400000
1572 #define SHR_MEM_VALIDITY_RESERVED 0x00000007
1573 /* One licensing bit should be set */
1574 #define SHR_MEM_VALIDITY_LIC_KEY_IN_EFFECT_MASK 0x00000038
1575 #define SHR_MEM_VALIDITY_LIC_MANUF_KEY_IN_EFFECT 0x00000008
1576 #define SHR_MEM_VALIDITY_LIC_UPGRADE_KEY_IN_EFFECT 0x00000010
1577 #define SHR_MEM_VALIDITY_LIC_NO_KEY_IN_EFFECT 0x00000020
1579 #define SHR_MEM_VALIDITY_ACTIVE_MFW_UNKNOWN 0x00000000
1580 #define SHR_MEM_VALIDITY_ACTIVE_MFW_MASK 0x000001c0
1581 #define SHR_MEM_VALIDITY_ACTIVE_MFW_IPMI 0x00000040
1582 #define SHR_MEM_VALIDITY_ACTIVE_MFW_UMP 0x00000080
1583 #define SHR_MEM_VALIDITY_ACTIVE_MFW_NCSI 0x000000c0
1584 #define SHR_MEM_VALIDITY_ACTIVE_MFW_NONE 0x000001c0
1586 struct shm_dev_info dev_info; /* 0x8 (0x438) */
1588 struct license_key drv_lic_key[PORT_MAX]; /* 0x440 (52*2=0x68) */
1590 /* FW information (for internal FW use) */
1591 u32 fw_info_fio_offset; /* 0x4a8 (0x4) */
1592 struct mgmtfw_state mgmtfw_state; /* 0x4ac (0x1b8) */
1594 struct drv_port_mb port_mb[PORT_MAX]; /* 0x664 (16*2=0x20) */
1597 /* This is a variable length array */
1598 /* the number of function depends on the chip type */
1599 struct drv_func_mb func_mb[1]; /* 0x684 (44*2/4/8=0x58/0xb0/0x160) */
1601 /* the number of function depends on the chip type */
1602 struct drv_func_mb func_mb[]; /* 0x684 (44*2/4/8=0x58/0xb0/0x160) */
1605 }; /* 57710 = 0x6dc | 57711 = 0x7E4 | 57712 = 0x734 */
1607 /****************************************************************************
1608 * Shared Memory 2 Region *
1609 ****************************************************************************/
1610 /* The fw_flr_ack is actually built in the following way: */
1612 /* 64 bit: VF ack */
1613 /* 8 bit: ios_dis_ack */
1614 /* In order to maintain endianity in the mailbox hsi, we want to keep using */
1615 /* u32. The fw must have the VF right after the PF since this is how it */
1616 /* access arrays(it expects always the VF to reside after the PF, and that */
1617 /* makes the calculation much easier for it. ) */
1618 /* In order to answer both limitations, and keep the struct small, the code */
1619 /* will abuse the structure defined here to achieve the actual partition */
1621 /****************************************************************************/
1631 struct fw_flr_ack ack;
1634 struct eee_remote_vals {
1639 /**** SUPPORT FOR SHMEM ARRRAYS ***
1640 * The SHMEM HSI is aligned on 32 bit boundaries which makes it difficult to
1641 * define arrays with storage types smaller then unsigned dwords.
1642 * The macros below add generic support for SHMEM arrays with numeric elements
1643 * that can span 2,4,8 or 16 bits. The array underlying type is a 32 bit dword
1644 * array with individual bit-filed elements accessed using shifts and masks.
1648 /* eb is the bitwidth of a single element */
1649 #define SHMEM_ARRAY_MASK(eb) ((1<<(eb))-1)
1650 #define SHMEM_ARRAY_ENTRY(i, eb) ((i)/(32/(eb)))
1652 /* the bit-position macro allows the used to flip the order of the arrays
1653 * elements on a per byte or word boundary.
1655 * example: an array with 8 entries each 4 bit wide. This array will fit into
1656 * a single dword. The diagrmas below show the array order of the nibbles.
1658 * SHMEM_ARRAY_BITPOS(i, 4, 4) defines the stadard ordering:
1661 * 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
1664 * SHMEM_ARRAY_BITPOS(i, 4, 8) defines a flip ordering per byte:
1667 * 1 | 0 | 3 | 2 | 5 | 4 | 7 | 6 |
1670 * SHMEM_ARRAY_BITPOS(i, 4, 16) defines a flip ordering per word:
1673 * 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 |
1676 #define SHMEM_ARRAY_BITPOS(i, eb, fb) \
1677 ((((32/(fb)) - 1 - ((i)/((fb)/(eb))) % (32/(fb))) * (fb)) + \
1678 (((i)%((fb)/(eb))) * (eb)))
1680 #define SHMEM_ARRAY_GET(a, i, eb, fb) \
1681 ((a[SHMEM_ARRAY_ENTRY(i, eb)] >> SHMEM_ARRAY_BITPOS(i, eb, fb)) & \
1682 SHMEM_ARRAY_MASK(eb))
1684 #define SHMEM_ARRAY_SET(a, i, eb, fb, val) \
1686 a[SHMEM_ARRAY_ENTRY(i, eb)] &= ~(SHMEM_ARRAY_MASK(eb) << \
1687 SHMEM_ARRAY_BITPOS(i, eb, fb)); \
1688 a[SHMEM_ARRAY_ENTRY(i, eb)] |= (((val) & SHMEM_ARRAY_MASK(eb)) << \
1689 SHMEM_ARRAY_BITPOS(i, eb, fb)); \
1693 /****START OF DCBX STRUCTURES DECLARATIONS****/
1694 #define DCBX_MAX_NUM_PRI_PG_ENTRIES 8
1695 #define DCBX_PRI_PG_BITWIDTH 4
1696 #define DCBX_PRI_PG_FBITS 8
1697 #define DCBX_PRI_PG_GET(a, i) \
1698 SHMEM_ARRAY_GET(a, i, DCBX_PRI_PG_BITWIDTH, DCBX_PRI_PG_FBITS)
1699 #define DCBX_PRI_PG_SET(a, i, val) \
1700 SHMEM_ARRAY_SET(a, i, DCBX_PRI_PG_BITWIDTH, DCBX_PRI_PG_FBITS, val)
1701 #define DCBX_MAX_NUM_PG_BW_ENTRIES 8
1702 #define DCBX_BW_PG_BITWIDTH 8
1703 #define DCBX_PG_BW_GET(a, i) \
1704 SHMEM_ARRAY_GET(a, i, DCBX_BW_PG_BITWIDTH, DCBX_BW_PG_BITWIDTH)
1705 #define DCBX_PG_BW_SET(a, i, val) \
1706 SHMEM_ARRAY_SET(a, i, DCBX_BW_PG_BITWIDTH, DCBX_BW_PG_BITWIDTH, val)
1707 #define DCBX_STRICT_PRI_PG 15
1708 #define DCBX_MAX_APP_PROTOCOL 16
1709 #define FCOE_APP_IDX 0
1710 #define ISCSI_APP_IDX 1
1711 #define PREDEFINED_APP_IDX_MAX 2
1714 /* Big/Little endian have the same representation. */
1715 struct dcbx_ets_feature {
1717 * For Admin MIB - is this feature supported by the
1718 * driver | For Local MIB - should this feature be enabled.
1725 /* Driver structure in LE */
1726 struct dcbx_pfc_feature {
1729 #define DCBX_PFC_PRI_0 0x01
1730 #define DCBX_PFC_PRI_1 0x02
1731 #define DCBX_PFC_PRI_2 0x04
1732 #define DCBX_PFC_PRI_3 0x08
1733 #define DCBX_PFC_PRI_4 0x10
1734 #define DCBX_PFC_PRI_5 0x20
1735 #define DCBX_PFC_PRI_6 0x40
1736 #define DCBX_PFC_PRI_7 0x80
1740 #elif defined(__LITTLE_ENDIAN)
1745 #define DCBX_PFC_PRI_0 0x01
1746 #define DCBX_PFC_PRI_1 0x02
1747 #define DCBX_PFC_PRI_2 0x04
1748 #define DCBX_PFC_PRI_3 0x08
1749 #define DCBX_PFC_PRI_4 0x10
1750 #define DCBX_PFC_PRI_5 0x20
1751 #define DCBX_PFC_PRI_6 0x40
1752 #define DCBX_PFC_PRI_7 0x80
1756 struct dcbx_app_priority_entry {
1761 #define DCBX_APP_ENTRY_VALID 0x01
1762 #define DCBX_APP_ENTRY_SF_MASK 0x30
1763 #define DCBX_APP_ENTRY_SF_SHIFT 4
1764 #define DCBX_APP_SF_ETH_TYPE 0x10
1765 #define DCBX_APP_SF_PORT 0x20
1766 #elif defined(__LITTLE_ENDIAN)
1768 #define DCBX_APP_ENTRY_VALID 0x01
1769 #define DCBX_APP_ENTRY_SF_MASK 0x30
1770 #define DCBX_APP_ENTRY_SF_SHIFT 4
1771 #define DCBX_APP_SF_ETH_TYPE 0x10
1772 #define DCBX_APP_SF_PORT 0x20
1779 /* FW structure in BE */
1780 struct dcbx_app_priority_feature {
1786 #elif defined(__LITTLE_ENDIAN)
1792 struct dcbx_app_priority_entry app_pri_tbl[DCBX_MAX_APP_PROTOCOL];
1795 /* FW structure in BE */
1796 struct dcbx_features {
1798 struct dcbx_ets_feature ets;
1800 struct dcbx_pfc_feature pfc;
1802 struct dcbx_app_priority_feature app;
1805 /* LLDP protocol parameters */
1806 /* FW structure in BE */
1807 struct lldp_params {
1809 u8 msg_fast_tx_interval;
1813 #define LLDP_TX_ONLY 0x01
1814 #define LLDP_RX_ONLY 0x02
1815 #define LLDP_TX_RX 0x03
1816 #define LLDP_DISABLED 0x04
1821 #elif defined(__LITTLE_ENDIAN)
1823 #define LLDP_TX_ONLY 0x01
1824 #define LLDP_RX_ONLY 0x02
1825 #define LLDP_TX_RX 0x03
1826 #define LLDP_DISABLED 0x04
1829 u8 msg_fast_tx_interval;
1835 #define REM_CHASSIS_ID_STAT_LEN 4
1836 #define REM_PORT_ID_STAT_LEN 4
1837 /* Holds remote Chassis ID TLV header, subtype and 9B of payload. */
1838 u32 peer_chassis_id[REM_CHASSIS_ID_STAT_LEN];
1839 /* Holds remote Port ID TLV header, subtype and 9B of payload. */
1840 u32 peer_port_id[REM_PORT_ID_STAT_LEN];
1843 struct lldp_dcbx_stat {
1844 #define LOCAL_CHASSIS_ID_STAT_LEN 2
1845 #define LOCAL_PORT_ID_STAT_LEN 2
1846 /* Holds local Chassis ID 8B payload of constant subtype 4. */
1847 u32 local_chassis_id[LOCAL_CHASSIS_ID_STAT_LEN];
1848 /* Holds local Port ID 8B payload of constant subtype 3. */
1849 u32 local_port_id[LOCAL_PORT_ID_STAT_LEN];
1850 /* Number of DCBX frames transmitted. */
1851 u32 num_tx_dcbx_pkts;
1852 /* Number of DCBX frames received. */
1853 u32 num_rx_dcbx_pkts;
1856 /* ADMIN MIB - DCBX local machine default configuration. */
1857 struct lldp_admin_mib {
1859 #define DCBX_ETS_CONFIG_TX_ENABLED 0x00000001
1860 #define DCBX_PFC_CONFIG_TX_ENABLED 0x00000002
1861 #define DCBX_APP_CONFIG_TX_ENABLED 0x00000004
1862 #define DCBX_ETS_RECO_TX_ENABLED 0x00000008
1863 #define DCBX_ETS_RECO_VALID 0x00000010
1864 #define DCBX_ETS_WILLING 0x00000020
1865 #define DCBX_PFC_WILLING 0x00000040
1866 #define DCBX_APP_WILLING 0x00000080
1867 #define DCBX_VERSION_CEE 0x00000100
1868 #define DCBX_VERSION_IEEE 0x00000200
1869 #define DCBX_DCBX_ENABLED 0x00000400
1870 #define DCBX_CEE_VERSION_MASK 0x0000f000
1871 #define DCBX_CEE_VERSION_SHIFT 12
1872 #define DCBX_CEE_MAX_VERSION_MASK 0x000f0000
1873 #define DCBX_CEE_MAX_VERSION_SHIFT 16
1874 struct dcbx_features features;
1877 /* REMOTE MIB - remote machine DCBX configuration. */
1878 struct lldp_remote_mib {
1881 #define DCBX_ETS_TLV_RX 0x00000001
1882 #define DCBX_PFC_TLV_RX 0x00000002
1883 #define DCBX_APP_TLV_RX 0x00000004
1884 #define DCBX_ETS_RX_ERROR 0x00000010
1885 #define DCBX_PFC_RX_ERROR 0x00000020
1886 #define DCBX_APP_RX_ERROR 0x00000040
1887 #define DCBX_ETS_REM_WILLING 0x00000100
1888 #define DCBX_PFC_REM_WILLING 0x00000200
1889 #define DCBX_APP_REM_WILLING 0x00000400
1890 #define DCBX_REMOTE_ETS_RECO_VALID 0x00001000
1891 #define DCBX_REMOTE_MIB_VALID 0x00002000
1892 struct dcbx_features features;
1896 /* LOCAL MIB - operational DCBX configuration - transmitted on Tx LLDPDU. */
1897 struct lldp_local_mib {
1899 /* Indicates if there is mismatch with negotiation results. */
1901 #define DCBX_LOCAL_ETS_ERROR 0x00000001
1902 #define DCBX_LOCAL_PFC_ERROR 0x00000002
1903 #define DCBX_LOCAL_APP_ERROR 0x00000004
1904 #define DCBX_LOCAL_PFC_MISMATCH 0x00000010
1905 #define DCBX_LOCAL_APP_MISMATCH 0x00000020
1906 #define DCBX_REMOTE_MIB_ERROR 0x00000040
1907 #define DCBX_REMOTE_ETS_TLV_NOT_FOUND 0x00000080
1908 #define DCBX_REMOTE_PFC_TLV_NOT_FOUND 0x00000100
1909 #define DCBX_REMOTE_APP_TLV_NOT_FOUND 0x00000200
1910 struct dcbx_features features;
1913 /***END OF DCBX STRUCTURES DECLARATIONS***/
1915 /***********************************************************/
1917 /***********************************************************/
1918 #define SHMEM_LINK_CONFIG_SIZE 2
1921 #define REQ_DUPLEX_PHY0_MASK 0x0000ffff
1922 #define REQ_DUPLEX_PHY0_SHIFT 0
1923 #define REQ_DUPLEX_PHY1_MASK 0xffff0000
1924 #define REQ_DUPLEX_PHY1_SHIFT 16
1926 #define REQ_FLOW_CTRL_PHY0_MASK 0x0000ffff
1927 #define REQ_FLOW_CTRL_PHY0_SHIFT 0
1928 #define REQ_FLOW_CTRL_PHY1_MASK 0xffff0000
1929 #define REQ_FLOW_CTRL_PHY1_SHIFT 16
1930 u32 req_line_speed; /* Also determine AutoNeg */
1931 #define REQ_LINE_SPD_PHY0_MASK 0x0000ffff
1932 #define REQ_LINE_SPD_PHY0_SHIFT 0
1933 #define REQ_LINE_SPD_PHY1_MASK 0xffff0000
1934 #define REQ_LINE_SPD_PHY1_SHIFT 16
1935 u32 speed_cap_mask[SHMEM_LINK_CONFIG_SIZE];
1936 u32 additional_config;
1937 #define REQ_FC_AUTO_ADV_MASK 0x0000ffff
1938 #define REQ_FC_AUTO_ADV0_SHIFT 0
1939 #define NO_LFA_DUE_TO_DCC_MASK 0x00010000
1941 #define LFA_LINK_FLAP_REASON_OFFSET 0
1942 #define LFA_LINK_FLAP_REASON_MASK 0x000000ff
1943 #define LFA_LINK_DOWN 0x1
1944 #define LFA_LOOPBACK_ENABLED 0x2
1945 #define LFA_DUPLEX_MISMATCH 0x3
1946 #define LFA_MFW_IS_TOO_OLD 0x4
1947 #define LFA_LINK_SPEED_MISMATCH 0x5
1948 #define LFA_FLOW_CTRL_MISMATCH 0x6
1949 #define LFA_SPEED_CAP_MISMATCH 0x7
1950 #define LFA_DCC_LFA_DISABLED 0x8
1951 #define LFA_EEE_MISMATCH 0x9
1953 #define LINK_FLAP_AVOIDANCE_COUNT_OFFSET 8
1954 #define LINK_FLAP_AVOIDANCE_COUNT_MASK 0x0000ff00
1956 #define LINK_FLAP_COUNT_OFFSET 16
1957 #define LINK_FLAP_COUNT_MASK 0x00ff0000
1959 #define LFA_FLAGS_MASK 0xff000000
1960 #define SHMEM_LFA_DONT_CLEAR_STAT (1<<24)
1963 struct ncsi_oem_fcoe_features {
1965 #define FCOE_FEATURES1_IOS_PER_CONNECTION_MASK 0x0000FFFF
1966 #define FCOE_FEATURES1_IOS_PER_CONNECTION_OFFSET 0
1968 #define FCOE_FEATURES1_LOGINS_PER_PORT_MASK 0xFFFF0000
1969 #define FCOE_FEATURES1_LOGINS_PER_PORT_OFFSET 16
1972 #define FCOE_FEATURES2_EXCHANGES_MASK 0x0000FFFF
1973 #define FCOE_FEATURES2_EXCHANGES_OFFSET 0
1975 #define FCOE_FEATURES2_NPIV_WWN_PER_PORT_MASK 0xFFFF0000
1976 #define FCOE_FEATURES2_NPIV_WWN_PER_PORT_OFFSET 16
1979 #define FCOE_FEATURES3_TARGETS_SUPPORTED_MASK 0x0000FFFF
1980 #define FCOE_FEATURES3_TARGETS_SUPPORTED_OFFSET 0
1982 #define FCOE_FEATURES3_OUTSTANDING_COMMANDS_MASK 0xFFFF0000
1983 #define FCOE_FEATURES3_OUTSTANDING_COMMANDS_OFFSET 16
1986 #define FCOE_FEATURES4_FEATURE_SETTINGS_MASK 0x0000000F
1987 #define FCOE_FEATURES4_FEATURE_SETTINGS_OFFSET 0
1990 struct ncsi_oem_data {
1991 u32 driver_version[4];
1992 struct ncsi_oem_fcoe_features ncsi_oem_fcoe_features;
1995 struct shmem2_region {
1997 u32 size; /* 0x0000 */
1999 u32 dcc_support; /* 0x0004 */
2000 #define SHMEM_DCC_SUPPORT_NONE 0x00000000
2001 #define SHMEM_DCC_SUPPORT_DISABLE_ENABLE_PF_TLV 0x00000001
2002 #define SHMEM_DCC_SUPPORT_BANDWIDTH_ALLOCATION_TLV 0x00000004
2003 #define SHMEM_DCC_SUPPORT_CHANGE_MAC_ADDRESS_TLV 0x00000008
2004 #define SHMEM_DCC_SUPPORT_SET_PROTOCOL_TLV 0x00000040
2005 #define SHMEM_DCC_SUPPORT_SET_PRIORITY_TLV 0x00000080
2007 u32 ext_phy_fw_version2[PORT_MAX]; /* 0x0008 */
2009 * For backwards compatibility, if the mf_cfg_addr does not exist
2010 * (the size filed is smaller than 0xc) the mf_cfg resides at the
2011 * end of struct shmem_region
2013 u32 mf_cfg_addr; /* 0x0010 */
2014 #define SHMEM_MF_CFG_ADDR_NONE 0x00000000
2016 struct fw_flr_mb flr_mb; /* 0x0014 */
2017 u32 dcbx_lldp_params_offset; /* 0x0028 */
2018 #define SHMEM_LLDP_DCBX_PARAMS_NONE 0x00000000
2019 u32 dcbx_neg_res_offset; /* 0x002c */
2020 #define SHMEM_DCBX_NEG_RES_NONE 0x00000000
2021 u32 dcbx_remote_mib_offset; /* 0x0030 */
2022 #define SHMEM_DCBX_REMOTE_MIB_NONE 0x00000000
2024 * The other shmemX_base_addr holds the other path's shmem address
2025 * required for example in case of common phy init, or for path1 to know
2026 * the address of mcp debug trace which is located in offset from shmem
2029 u32 other_shmem_base_addr; /* 0x0034 */
2030 u32 other_shmem2_base_addr; /* 0x0038 */
2032 * mcp_vf_disabled is set by the MCP to indicate the driver about VFs
2033 * which were disabled/flred
2035 u32 mcp_vf_disabled[E2_VF_MAX / 32]; /* 0x003c */
2038 * drv_ack_vf_disabled is set by the PF driver to ack handled disabled
2041 u32 drv_ack_vf_disabled[E2_FUNC_MAX][E2_VF_MAX / 32]; /* 0x0044 */
2043 u32 dcbx_lldp_dcbx_stat_offset; /* 0x0064 */
2044 #define SHMEM_LLDP_DCBX_STAT_NONE 0x00000000
2047 * edebug_driver_if field is used to transfer messages between edebug
2048 * app to the driver through shmem2.
2051 * bits 0-2 - function number / instance of driver to perform request
2052 * bits 3-5 - op code / is_ack?
2055 u32 edebug_driver_if[2]; /* 0x0068 */
2056 #define EDEBUG_DRIVER_IF_OP_CODE_GET_PHYS_ADDR 1
2057 #define EDEBUG_DRIVER_IF_OP_CODE_GET_BUS_ADDR 2
2058 #define EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT 3
2060 u32 nvm_retain_bitmap_addr; /* 0x0070 */
2062 /* afex support of that driver */
2063 u32 afex_driver_support; /* 0x0074 */
2064 #define SHMEM_AFEX_VERSION_MASK 0x100f
2065 #define SHMEM_AFEX_SUPPORTED_VERSION_ONE 0x1001
2066 #define SHMEM_AFEX_REDUCED_DRV_LOADED 0x8000
2068 /* driver receives addr in scratchpad to which it should respond */
2069 u32 afex_scratchpad_addr_to_write[E2_FUNC_MAX];
2071 /* generic params from MCP to driver (value depends on the msg sent
2074 u32 afex_param1_to_driver[E2_FUNC_MAX]; /* 0x0088 */
2075 u32 afex_param2_to_driver[E2_FUNC_MAX]; /* 0x0098 */
2077 u32 swim_base_addr; /* 0x0108 */
2081 /* bitmap notifying which VIF profiles stored in nvram are enabled by
2084 u32 afex_profiles_enabled[2];
2086 /* generic flags controlled by the driver */
2088 #define DRV_FLAGS_DCB_CONFIGURED 0x1
2090 /* pointer to extended dev_info shared data copied from nvm image */
2091 u32 extended_dev_info_shared_addr;
2092 u32 ncsi_oem_data_addr;
2094 u32 ocsd_host_addr; /* initialized by option ROM */
2095 u32 ocbb_host_addr; /* initialized by option ROM */
2096 u32 ocsd_req_update_interval; /* initialized by option ROM */
2097 u32 temperature_in_half_celsius;
2098 u32 glob_struct_in_host;
2100 u32 dcbx_neg_res_ext_offset;
2101 #define SHMEM_DCBX_NEG_RES_EXT_NONE 0x00000000
2103 u32 drv_capabilities_flag[E2_FUNC_MAX];
2104 #define DRV_FLAGS_CAPABILITIES_LOADED_SUPPORTED 0x00000001
2105 #define DRV_FLAGS_CAPABILITIES_LOADED_L2 0x00000002
2106 #define DRV_FLAGS_CAPABILITIES_LOADED_FCOE 0x00000004
2107 #define DRV_FLAGS_CAPABILITIES_LOADED_ISCSI 0x00000008
2109 u32 extended_dev_info_shared_cfg_size;
2111 u32 dcbx_en[PORT_MAX];
2113 /* The offset points to the multi threaded meta structure */
2114 u32 multi_thread_data_offset;
2116 /* address of DMAable host address holding values from the drivers */
2117 u32 drv_info_host_addr_lo;
2118 u32 drv_info_host_addr_hi;
2120 /* general values written by the MFW (such as current version) */
2121 u32 drv_info_control;
2122 #define DRV_INFO_CONTROL_VER_MASK 0x000000ff
2123 #define DRV_INFO_CONTROL_VER_SHIFT 0
2124 #define DRV_INFO_CONTROL_OP_CODE_MASK 0x0000ff00
2125 #define DRV_INFO_CONTROL_OP_CODE_SHIFT 8
2126 u32 ibft_host_addr; /* initialized by option ROM */
2127 struct eee_remote_vals eee_remote_vals[PORT_MAX];
2128 u32 reserved[E2_FUNC_MAX];
2131 /* the status of EEE auto-negotiation
2132 * bits 15:0 the configured tx-lpi entry timer value. Depends on bit 31.
2133 * bits 19:16 the supported modes for EEE.
2134 * bits 23:20 the speeds advertised for EEE.
2135 * bits 27:24 the speeds the Link partner advertised for EEE.
2136 * The supported/adv. modes in bits 27:19 originate from the
2137 * SHMEM_EEE_XXX_ADV definitions (where XXX is replaced by speed).
2138 * bit 28 when 1'b1 EEE was requested.
2139 * bit 29 when 1'b1 tx lpi was requested.
2140 * bit 30 when 1'b1 EEE was negotiated. Tx lpi will be asserted iff
2142 * bit 31 when 1'b0 bits 15:0 contain a PORT_FEAT_CFG_EEE_ define as
2143 * value. When 1'b1 those bits contains a value times 16 microseconds.
2145 u32 eee_status[PORT_MAX];
2146 #define SHMEM_EEE_TIMER_MASK 0x0000ffff
2147 #define SHMEM_EEE_SUPPORTED_MASK 0x000f0000
2148 #define SHMEM_EEE_SUPPORTED_SHIFT 16
2149 #define SHMEM_EEE_ADV_STATUS_MASK 0x00f00000
2150 #define SHMEM_EEE_100M_ADV (1<<0)
2151 #define SHMEM_EEE_1G_ADV (1<<1)
2152 #define SHMEM_EEE_10G_ADV (1<<2)
2153 #define SHMEM_EEE_ADV_STATUS_SHIFT 20
2154 #define SHMEM_EEE_LP_ADV_STATUS_MASK 0x0f000000
2155 #define SHMEM_EEE_LP_ADV_STATUS_SHIFT 24
2156 #define SHMEM_EEE_REQUESTED_BIT 0x10000000
2157 #define SHMEM_EEE_LPI_REQUESTED_BIT 0x20000000
2158 #define SHMEM_EEE_ACTIVE_BIT 0x40000000
2159 #define SHMEM_EEE_TIME_OUTPUT_BIT 0x80000000
2161 u32 sizeof_port_stats;
2163 /* Link Flap Avoidance */
2164 u32 lfa_host_addr[PORT_MAX];
2167 u32 reserved2; /* Offset 0x148 */
2168 u32 reserved3; /* Offset 0x14C */
2169 u32 reserved4; /* Offset 0x150 */
2174 u32 rx_stat_ifhcinoctets;
2175 u32 rx_stat_ifhcinbadoctets;
2176 u32 rx_stat_etherstatsfragments;
2177 u32 rx_stat_ifhcinucastpkts;
2178 u32 rx_stat_ifhcinmulticastpkts;
2179 u32 rx_stat_ifhcinbroadcastpkts;
2180 u32 rx_stat_dot3statsfcserrors;
2181 u32 rx_stat_dot3statsalignmenterrors;
2182 u32 rx_stat_dot3statscarriersenseerrors;
2183 u32 rx_stat_xonpauseframesreceived;
2184 u32 rx_stat_xoffpauseframesreceived;
2185 u32 rx_stat_maccontrolframesreceived;
2186 u32 rx_stat_xoffstateentered;
2187 u32 rx_stat_dot3statsframestoolong;
2188 u32 rx_stat_etherstatsjabbers;
2189 u32 rx_stat_etherstatsundersizepkts;
2190 u32 rx_stat_etherstatspkts64octets;
2191 u32 rx_stat_etherstatspkts65octetsto127octets;
2192 u32 rx_stat_etherstatspkts128octetsto255octets;
2193 u32 rx_stat_etherstatspkts256octetsto511octets;
2194 u32 rx_stat_etherstatspkts512octetsto1023octets;
2195 u32 rx_stat_etherstatspkts1024octetsto1522octets;
2196 u32 rx_stat_etherstatspktsover1522octets;
2198 u32 rx_stat_falsecarriererrors;
2200 u32 tx_stat_ifhcoutoctets;
2201 u32 tx_stat_ifhcoutbadoctets;
2202 u32 tx_stat_etherstatscollisions;
2203 u32 tx_stat_outxonsent;
2204 u32 tx_stat_outxoffsent;
2205 u32 tx_stat_flowcontroldone;
2206 u32 tx_stat_dot3statssinglecollisionframes;
2207 u32 tx_stat_dot3statsmultiplecollisionframes;
2208 u32 tx_stat_dot3statsdeferredtransmissions;
2209 u32 tx_stat_dot3statsexcessivecollisions;
2210 u32 tx_stat_dot3statslatecollisions;
2211 u32 tx_stat_ifhcoutucastpkts;
2212 u32 tx_stat_ifhcoutmulticastpkts;
2213 u32 tx_stat_ifhcoutbroadcastpkts;
2214 u32 tx_stat_etherstatspkts64octets;
2215 u32 tx_stat_etherstatspkts65octetsto127octets;
2216 u32 tx_stat_etherstatspkts128octetsto255octets;
2217 u32 tx_stat_etherstatspkts256octetsto511octets;
2218 u32 tx_stat_etherstatspkts512octetsto1023octets;
2219 u32 tx_stat_etherstatspkts1024octetsto1522octets;
2220 u32 tx_stat_etherstatspktsover1522octets;
2221 u32 tx_stat_dot3statsinternalmactransmiterrors;
2225 struct bmac1_stats {
2226 u32 tx_stat_gtpkt_lo;
2227 u32 tx_stat_gtpkt_hi;
2228 u32 tx_stat_gtxpf_lo;
2229 u32 tx_stat_gtxpf_hi;
2230 u32 tx_stat_gtfcs_lo;
2231 u32 tx_stat_gtfcs_hi;
2232 u32 tx_stat_gtmca_lo;
2233 u32 tx_stat_gtmca_hi;
2234 u32 tx_stat_gtbca_lo;
2235 u32 tx_stat_gtbca_hi;
2236 u32 tx_stat_gtfrg_lo;
2237 u32 tx_stat_gtfrg_hi;
2238 u32 tx_stat_gtovr_lo;
2239 u32 tx_stat_gtovr_hi;
2240 u32 tx_stat_gt64_lo;
2241 u32 tx_stat_gt64_hi;
2242 u32 tx_stat_gt127_lo;
2243 u32 tx_stat_gt127_hi;
2244 u32 tx_stat_gt255_lo;
2245 u32 tx_stat_gt255_hi;
2246 u32 tx_stat_gt511_lo;
2247 u32 tx_stat_gt511_hi;
2248 u32 tx_stat_gt1023_lo;
2249 u32 tx_stat_gt1023_hi;
2250 u32 tx_stat_gt1518_lo;
2251 u32 tx_stat_gt1518_hi;
2252 u32 tx_stat_gt2047_lo;
2253 u32 tx_stat_gt2047_hi;
2254 u32 tx_stat_gt4095_lo;
2255 u32 tx_stat_gt4095_hi;
2256 u32 tx_stat_gt9216_lo;
2257 u32 tx_stat_gt9216_hi;
2258 u32 tx_stat_gt16383_lo;
2259 u32 tx_stat_gt16383_hi;
2260 u32 tx_stat_gtmax_lo;
2261 u32 tx_stat_gtmax_hi;
2262 u32 tx_stat_gtufl_lo;
2263 u32 tx_stat_gtufl_hi;
2264 u32 tx_stat_gterr_lo;
2265 u32 tx_stat_gterr_hi;
2266 u32 tx_stat_gtbyt_lo;
2267 u32 tx_stat_gtbyt_hi;
2269 u32 rx_stat_gr64_lo;
2270 u32 rx_stat_gr64_hi;
2271 u32 rx_stat_gr127_lo;
2272 u32 rx_stat_gr127_hi;
2273 u32 rx_stat_gr255_lo;
2274 u32 rx_stat_gr255_hi;
2275 u32 rx_stat_gr511_lo;
2276 u32 rx_stat_gr511_hi;
2277 u32 rx_stat_gr1023_lo;
2278 u32 rx_stat_gr1023_hi;
2279 u32 rx_stat_gr1518_lo;
2280 u32 rx_stat_gr1518_hi;
2281 u32 rx_stat_gr2047_lo;
2282 u32 rx_stat_gr2047_hi;
2283 u32 rx_stat_gr4095_lo;
2284 u32 rx_stat_gr4095_hi;
2285 u32 rx_stat_gr9216_lo;
2286 u32 rx_stat_gr9216_hi;
2287 u32 rx_stat_gr16383_lo;
2288 u32 rx_stat_gr16383_hi;
2289 u32 rx_stat_grmax_lo;
2290 u32 rx_stat_grmax_hi;
2291 u32 rx_stat_grpkt_lo;
2292 u32 rx_stat_grpkt_hi;
2293 u32 rx_stat_grfcs_lo;
2294 u32 rx_stat_grfcs_hi;
2295 u32 rx_stat_grmca_lo;
2296 u32 rx_stat_grmca_hi;
2297 u32 rx_stat_grbca_lo;
2298 u32 rx_stat_grbca_hi;
2299 u32 rx_stat_grxcf_lo;
2300 u32 rx_stat_grxcf_hi;
2301 u32 rx_stat_grxpf_lo;
2302 u32 rx_stat_grxpf_hi;
2303 u32 rx_stat_grxuo_lo;
2304 u32 rx_stat_grxuo_hi;
2305 u32 rx_stat_grjbr_lo;
2306 u32 rx_stat_grjbr_hi;
2307 u32 rx_stat_grovr_lo;
2308 u32 rx_stat_grovr_hi;
2309 u32 rx_stat_grflr_lo;
2310 u32 rx_stat_grflr_hi;
2311 u32 rx_stat_grmeg_lo;
2312 u32 rx_stat_grmeg_hi;
2313 u32 rx_stat_grmeb_lo;
2314 u32 rx_stat_grmeb_hi;
2315 u32 rx_stat_grbyt_lo;
2316 u32 rx_stat_grbyt_hi;
2317 u32 rx_stat_grund_lo;
2318 u32 rx_stat_grund_hi;
2319 u32 rx_stat_grfrg_lo;
2320 u32 rx_stat_grfrg_hi;
2321 u32 rx_stat_grerb_lo;
2322 u32 rx_stat_grerb_hi;
2323 u32 rx_stat_grfre_lo;
2324 u32 rx_stat_grfre_hi;
2325 u32 rx_stat_gripj_lo;
2326 u32 rx_stat_gripj_hi;
2329 struct bmac2_stats {
2330 u32 tx_stat_gtpk_lo; /* gtpok */
2331 u32 tx_stat_gtpk_hi; /* gtpok */
2332 u32 tx_stat_gtxpf_lo; /* gtpf */
2333 u32 tx_stat_gtxpf_hi; /* gtpf */
2334 u32 tx_stat_gtpp_lo; /* NEW BMAC2 */
2335 u32 tx_stat_gtpp_hi; /* NEW BMAC2 */
2336 u32 tx_stat_gtfcs_lo;
2337 u32 tx_stat_gtfcs_hi;
2338 u32 tx_stat_gtuca_lo; /* NEW BMAC2 */
2339 u32 tx_stat_gtuca_hi; /* NEW BMAC2 */
2340 u32 tx_stat_gtmca_lo;
2341 u32 tx_stat_gtmca_hi;
2342 u32 tx_stat_gtbca_lo;
2343 u32 tx_stat_gtbca_hi;
2344 u32 tx_stat_gtovr_lo;
2345 u32 tx_stat_gtovr_hi;
2346 u32 tx_stat_gtfrg_lo;
2347 u32 tx_stat_gtfrg_hi;
2348 u32 tx_stat_gtpkt1_lo; /* gtpkt */
2349 u32 tx_stat_gtpkt1_hi; /* gtpkt */
2350 u32 tx_stat_gt64_lo;
2351 u32 tx_stat_gt64_hi;
2352 u32 tx_stat_gt127_lo;
2353 u32 tx_stat_gt127_hi;
2354 u32 tx_stat_gt255_lo;
2355 u32 tx_stat_gt255_hi;
2356 u32 tx_stat_gt511_lo;
2357 u32 tx_stat_gt511_hi;
2358 u32 tx_stat_gt1023_lo;
2359 u32 tx_stat_gt1023_hi;
2360 u32 tx_stat_gt1518_lo;
2361 u32 tx_stat_gt1518_hi;
2362 u32 tx_stat_gt2047_lo;
2363 u32 tx_stat_gt2047_hi;
2364 u32 tx_stat_gt4095_lo;
2365 u32 tx_stat_gt4095_hi;
2366 u32 tx_stat_gt9216_lo;
2367 u32 tx_stat_gt9216_hi;
2368 u32 tx_stat_gt16383_lo;
2369 u32 tx_stat_gt16383_hi;
2370 u32 tx_stat_gtmax_lo;
2371 u32 tx_stat_gtmax_hi;
2372 u32 tx_stat_gtufl_lo;
2373 u32 tx_stat_gtufl_hi;
2374 u32 tx_stat_gterr_lo;
2375 u32 tx_stat_gterr_hi;
2376 u32 tx_stat_gtbyt_lo;
2377 u32 tx_stat_gtbyt_hi;
2379 u32 rx_stat_gr64_lo;
2380 u32 rx_stat_gr64_hi;
2381 u32 rx_stat_gr127_lo;
2382 u32 rx_stat_gr127_hi;
2383 u32 rx_stat_gr255_lo;
2384 u32 rx_stat_gr255_hi;
2385 u32 rx_stat_gr511_lo;
2386 u32 rx_stat_gr511_hi;
2387 u32 rx_stat_gr1023_lo;
2388 u32 rx_stat_gr1023_hi;
2389 u32 rx_stat_gr1518_lo;
2390 u32 rx_stat_gr1518_hi;
2391 u32 rx_stat_gr2047_lo;
2392 u32 rx_stat_gr2047_hi;
2393 u32 rx_stat_gr4095_lo;
2394 u32 rx_stat_gr4095_hi;
2395 u32 rx_stat_gr9216_lo;
2396 u32 rx_stat_gr9216_hi;
2397 u32 rx_stat_gr16383_lo;
2398 u32 rx_stat_gr16383_hi;
2399 u32 rx_stat_grmax_lo;
2400 u32 rx_stat_grmax_hi;
2401 u32 rx_stat_grpkt_lo;
2402 u32 rx_stat_grpkt_hi;
2403 u32 rx_stat_grfcs_lo;
2404 u32 rx_stat_grfcs_hi;
2405 u32 rx_stat_gruca_lo;
2406 u32 rx_stat_gruca_hi;
2407 u32 rx_stat_grmca_lo;
2408 u32 rx_stat_grmca_hi;
2409 u32 rx_stat_grbca_lo;
2410 u32 rx_stat_grbca_hi;
2411 u32 rx_stat_grxpf_lo; /* grpf */
2412 u32 rx_stat_grxpf_hi; /* grpf */
2413 u32 rx_stat_grpp_lo;
2414 u32 rx_stat_grpp_hi;
2415 u32 rx_stat_grxuo_lo; /* gruo */
2416 u32 rx_stat_grxuo_hi; /* gruo */
2417 u32 rx_stat_grjbr_lo;
2418 u32 rx_stat_grjbr_hi;
2419 u32 rx_stat_grovr_lo;
2420 u32 rx_stat_grovr_hi;
2421 u32 rx_stat_grxcf_lo; /* grcf */
2422 u32 rx_stat_grxcf_hi; /* grcf */
2423 u32 rx_stat_grflr_lo;
2424 u32 rx_stat_grflr_hi;
2425 u32 rx_stat_grpok_lo;
2426 u32 rx_stat_grpok_hi;
2427 u32 rx_stat_grmeg_lo;
2428 u32 rx_stat_grmeg_hi;
2429 u32 rx_stat_grmeb_lo;
2430 u32 rx_stat_grmeb_hi;
2431 u32 rx_stat_grbyt_lo;
2432 u32 rx_stat_grbyt_hi;
2433 u32 rx_stat_grund_lo;
2434 u32 rx_stat_grund_hi;
2435 u32 rx_stat_grfrg_lo;
2436 u32 rx_stat_grfrg_hi;
2437 u32 rx_stat_grerb_lo; /* grerrbyt */
2438 u32 rx_stat_grerb_hi; /* grerrbyt */
2439 u32 rx_stat_grfre_lo; /* grfrerr */
2440 u32 rx_stat_grfre_hi; /* grfrerr */
2441 u32 rx_stat_gripj_lo;
2442 u32 rx_stat_gripj_hi;
2445 struct mstat_stats {
2447 /* OTE MSTAT on E3 has a bug where this register's contents are
2448 * actually tx_gtxpok + tx_gtxpf + (possibly)tx_gtxpp
2492 u32 tx_collisions_lo;
2493 u32 tx_collisions_hi;
2494 u32 tx_singlecollision_lo;
2495 u32 tx_singlecollision_hi;
2496 u32 tx_multiplecollisions_lo;
2497 u32 tx_multiplecollisions_hi;
2500 u32 tx_excessivecollisions_lo;
2501 u32 tx_excessivecollisions_hi;
2502 u32 tx_latecollisions_lo;
2503 u32 tx_latecollisions_hi;
2562 u32 rx_alignmenterrors_lo;
2563 u32 rx_alignmenterrors_hi;
2564 u32 rx_falsecarrier_lo;
2565 u32 rx_falsecarrier_hi;
2566 u32 rx_llfcmsgcnt_lo;
2567 u32 rx_llfcmsgcnt_hi;
2572 struct emac_stats emac_stats;
2573 struct bmac1_stats bmac1_stats;
2574 struct bmac2_stats bmac2_stats;
2575 struct mstat_stats mstat_stats;
2581 u32 rx_stat_ifhcinbadoctets_hi;
2582 u32 rx_stat_ifhcinbadoctets_lo;
2584 /* out_bad_octets */
2585 u32 tx_stat_ifhcoutbadoctets_hi;
2586 u32 tx_stat_ifhcoutbadoctets_lo;
2588 /* crc_receive_errors */
2589 u32 rx_stat_dot3statsfcserrors_hi;
2590 u32 rx_stat_dot3statsfcserrors_lo;
2591 /* alignment_errors */
2592 u32 rx_stat_dot3statsalignmenterrors_hi;
2593 u32 rx_stat_dot3statsalignmenterrors_lo;
2594 /* carrier_sense_errors */
2595 u32 rx_stat_dot3statscarriersenseerrors_hi;
2596 u32 rx_stat_dot3statscarriersenseerrors_lo;
2597 /* false_carrier_detections */
2598 u32 rx_stat_falsecarriererrors_hi;
2599 u32 rx_stat_falsecarriererrors_lo;
2601 /* runt_packets_received */
2602 u32 rx_stat_etherstatsundersizepkts_hi;
2603 u32 rx_stat_etherstatsundersizepkts_lo;
2604 /* jabber_packets_received */
2605 u32 rx_stat_dot3statsframestoolong_hi;
2606 u32 rx_stat_dot3statsframestoolong_lo;
2608 /* error_runt_packets_received */
2609 u32 rx_stat_etherstatsfragments_hi;
2610 u32 rx_stat_etherstatsfragments_lo;
2611 /* error_jabber_packets_received */
2612 u32 rx_stat_etherstatsjabbers_hi;
2613 u32 rx_stat_etherstatsjabbers_lo;
2615 /* control_frames_received */
2616 u32 rx_stat_maccontrolframesreceived_hi;
2617 u32 rx_stat_maccontrolframesreceived_lo;
2618 u32 rx_stat_mac_xpf_hi;
2619 u32 rx_stat_mac_xpf_lo;
2620 u32 rx_stat_mac_xcf_hi;
2621 u32 rx_stat_mac_xcf_lo;
2623 /* xoff_state_entered */
2624 u32 rx_stat_xoffstateentered_hi;
2625 u32 rx_stat_xoffstateentered_lo;
2626 /* pause_xon_frames_received */
2627 u32 rx_stat_xonpauseframesreceived_hi;
2628 u32 rx_stat_xonpauseframesreceived_lo;
2629 /* pause_xoff_frames_received */
2630 u32 rx_stat_xoffpauseframesreceived_hi;
2631 u32 rx_stat_xoffpauseframesreceived_lo;
2632 /* pause_xon_frames_transmitted */
2633 u32 tx_stat_outxonsent_hi;
2634 u32 tx_stat_outxonsent_lo;
2635 /* pause_xoff_frames_transmitted */
2636 u32 tx_stat_outxoffsent_hi;
2637 u32 tx_stat_outxoffsent_lo;
2638 /* flow_control_done */
2639 u32 tx_stat_flowcontroldone_hi;
2640 u32 tx_stat_flowcontroldone_lo;
2642 /* ether_stats_collisions */
2643 u32 tx_stat_etherstatscollisions_hi;
2644 u32 tx_stat_etherstatscollisions_lo;
2645 /* single_collision_transmit_frames */
2646 u32 tx_stat_dot3statssinglecollisionframes_hi;
2647 u32 tx_stat_dot3statssinglecollisionframes_lo;
2648 /* multiple_collision_transmit_frames */
2649 u32 tx_stat_dot3statsmultiplecollisionframes_hi;
2650 u32 tx_stat_dot3statsmultiplecollisionframes_lo;
2651 /* deferred_transmissions */
2652 u32 tx_stat_dot3statsdeferredtransmissions_hi;
2653 u32 tx_stat_dot3statsdeferredtransmissions_lo;
2654 /* excessive_collision_frames */
2655 u32 tx_stat_dot3statsexcessivecollisions_hi;
2656 u32 tx_stat_dot3statsexcessivecollisions_lo;
2657 /* late_collision_frames */
2658 u32 tx_stat_dot3statslatecollisions_hi;
2659 u32 tx_stat_dot3statslatecollisions_lo;
2661 /* frames_transmitted_64_bytes */
2662 u32 tx_stat_etherstatspkts64octets_hi;
2663 u32 tx_stat_etherstatspkts64octets_lo;
2664 /* frames_transmitted_65_127_bytes */
2665 u32 tx_stat_etherstatspkts65octetsto127octets_hi;
2666 u32 tx_stat_etherstatspkts65octetsto127octets_lo;
2667 /* frames_transmitted_128_255_bytes */
2668 u32 tx_stat_etherstatspkts128octetsto255octets_hi;
2669 u32 tx_stat_etherstatspkts128octetsto255octets_lo;
2670 /* frames_transmitted_256_511_bytes */
2671 u32 tx_stat_etherstatspkts256octetsto511octets_hi;
2672 u32 tx_stat_etherstatspkts256octetsto511octets_lo;
2673 /* frames_transmitted_512_1023_bytes */
2674 u32 tx_stat_etherstatspkts512octetsto1023octets_hi;
2675 u32 tx_stat_etherstatspkts512octetsto1023octets_lo;
2676 /* frames_transmitted_1024_1522_bytes */
2677 u32 tx_stat_etherstatspkts1024octetsto1522octets_hi;
2678 u32 tx_stat_etherstatspkts1024octetsto1522octets_lo;
2679 /* frames_transmitted_1523_9022_bytes */
2680 u32 tx_stat_etherstatspktsover1522octets_hi;
2681 u32 tx_stat_etherstatspktsover1522octets_lo;
2682 u32 tx_stat_mac_2047_hi;
2683 u32 tx_stat_mac_2047_lo;
2684 u32 tx_stat_mac_4095_hi;
2685 u32 tx_stat_mac_4095_lo;
2686 u32 tx_stat_mac_9216_hi;
2687 u32 tx_stat_mac_9216_lo;
2688 u32 tx_stat_mac_16383_hi;
2689 u32 tx_stat_mac_16383_lo;
2691 /* internal_mac_transmit_errors */
2692 u32 tx_stat_dot3statsinternalmactransmiterrors_hi;
2693 u32 tx_stat_dot3statsinternalmactransmiterrors_lo;
2695 /* if_out_discards */
2696 u32 tx_stat_mac_ufl_hi;
2697 u32 tx_stat_mac_ufl_lo;
2701 #define MAC_STX_IDX_MAX 2
2703 struct host_port_stats {
2704 u32 host_port_stats_counter;
2706 struct mac_stx mac_stx[MAC_STX_IDX_MAX];
2711 u32 not_used; /* obsolete */
2712 u32 pfc_frames_tx_hi;
2713 u32 pfc_frames_tx_lo;
2714 u32 pfc_frames_rx_hi;
2715 u32 pfc_frames_rx_lo;
2717 u32 eee_lpi_count_hi;
2718 u32 eee_lpi_count_lo;
2722 struct host_func_stats {
2723 u32 host_func_stats_start;
2725 u32 total_bytes_received_hi;
2726 u32 total_bytes_received_lo;
2728 u32 total_bytes_transmitted_hi;
2729 u32 total_bytes_transmitted_lo;
2731 u32 total_unicast_packets_received_hi;
2732 u32 total_unicast_packets_received_lo;
2734 u32 total_multicast_packets_received_hi;
2735 u32 total_multicast_packets_received_lo;
2737 u32 total_broadcast_packets_received_hi;
2738 u32 total_broadcast_packets_received_lo;
2740 u32 total_unicast_packets_transmitted_hi;
2741 u32 total_unicast_packets_transmitted_lo;
2743 u32 total_multicast_packets_transmitted_hi;
2744 u32 total_multicast_packets_transmitted_lo;
2746 u32 total_broadcast_packets_transmitted_hi;
2747 u32 total_broadcast_packets_transmitted_lo;
2749 u32 valid_bytes_received_hi;
2750 u32 valid_bytes_received_lo;
2752 u32 host_func_stats_end;
2755 /* VIC definitions */
2756 #define VICSTATST_UIF_INDEX 2
2759 /* stats collected for afex.
2760 * NOTE: structure is exactly as expected to be received by the switch.
2761 * order must remain exactly as is unless protocol changes !
2764 u32 tx_unicast_frames_hi;
2765 u32 tx_unicast_frames_lo;
2766 u32 tx_unicast_bytes_hi;
2767 u32 tx_unicast_bytes_lo;
2768 u32 tx_multicast_frames_hi;
2769 u32 tx_multicast_frames_lo;
2770 u32 tx_multicast_bytes_hi;
2771 u32 tx_multicast_bytes_lo;
2772 u32 tx_broadcast_frames_hi;
2773 u32 tx_broadcast_frames_lo;
2774 u32 tx_broadcast_bytes_hi;
2775 u32 tx_broadcast_bytes_lo;
2776 u32 tx_frames_discarded_hi;
2777 u32 tx_frames_discarded_lo;
2778 u32 tx_frames_dropped_hi;
2779 u32 tx_frames_dropped_lo;
2781 u32 rx_unicast_frames_hi;
2782 u32 rx_unicast_frames_lo;
2783 u32 rx_unicast_bytes_hi;
2784 u32 rx_unicast_bytes_lo;
2785 u32 rx_multicast_frames_hi;
2786 u32 rx_multicast_frames_lo;
2787 u32 rx_multicast_bytes_hi;
2788 u32 rx_multicast_bytes_lo;
2789 u32 rx_broadcast_frames_hi;
2790 u32 rx_broadcast_frames_lo;
2791 u32 rx_broadcast_bytes_hi;
2792 u32 rx_broadcast_bytes_lo;
2793 u32 rx_frames_discarded_hi;
2794 u32 rx_frames_discarded_lo;
2795 u32 rx_frames_dropped_hi;
2796 u32 rx_frames_dropped_lo;
2799 #define BCM_5710_FW_MAJOR_VERSION 7
2800 #define BCM_5710_FW_MINOR_VERSION 8
2801 #define BCM_5710_FW_REVISION_VERSION 2
2802 #define BCM_5710_FW_ENGINEERING_VERSION 0
2803 #define BCM_5710_FW_COMPILE_FLAGS 1
2809 struct atten_sp_status_block {
2811 __le32 attn_bits_ack;
2814 __le16 attn_bits_index;
2820 * The eth aggregative context of Cstorm
2822 struct cstorm_eth_ag_context {
2823 u32 __reserved0[10];
2828 * dmae command structure
2830 struct dmae_command {
2832 #define DMAE_COMMAND_SRC (0x1<<0)
2833 #define DMAE_COMMAND_SRC_SHIFT 0
2834 #define DMAE_COMMAND_DST (0x3<<1)
2835 #define DMAE_COMMAND_DST_SHIFT 1
2836 #define DMAE_COMMAND_C_DST (0x1<<3)
2837 #define DMAE_COMMAND_C_DST_SHIFT 3
2838 #define DMAE_COMMAND_C_TYPE_ENABLE (0x1<<4)
2839 #define DMAE_COMMAND_C_TYPE_ENABLE_SHIFT 4
2840 #define DMAE_COMMAND_C_TYPE_CRC_ENABLE (0x1<<5)
2841 #define DMAE_COMMAND_C_TYPE_CRC_ENABLE_SHIFT 5
2842 #define DMAE_COMMAND_C_TYPE_CRC_OFFSET (0x7<<6)
2843 #define DMAE_COMMAND_C_TYPE_CRC_OFFSET_SHIFT 6
2844 #define DMAE_COMMAND_ENDIANITY (0x3<<9)
2845 #define DMAE_COMMAND_ENDIANITY_SHIFT 9
2846 #define DMAE_COMMAND_PORT (0x1<<11)
2847 #define DMAE_COMMAND_PORT_SHIFT 11
2848 #define DMAE_COMMAND_CRC_RESET (0x1<<12)
2849 #define DMAE_COMMAND_CRC_RESET_SHIFT 12
2850 #define DMAE_COMMAND_SRC_RESET (0x1<<13)
2851 #define DMAE_COMMAND_SRC_RESET_SHIFT 13
2852 #define DMAE_COMMAND_DST_RESET (0x1<<14)
2853 #define DMAE_COMMAND_DST_RESET_SHIFT 14
2854 #define DMAE_COMMAND_E1HVN (0x3<<15)
2855 #define DMAE_COMMAND_E1HVN_SHIFT 15
2856 #define DMAE_COMMAND_DST_VN (0x3<<17)
2857 #define DMAE_COMMAND_DST_VN_SHIFT 17
2858 #define DMAE_COMMAND_C_FUNC (0x1<<19)
2859 #define DMAE_COMMAND_C_FUNC_SHIFT 19
2860 #define DMAE_COMMAND_ERR_POLICY (0x3<<20)
2861 #define DMAE_COMMAND_ERR_POLICY_SHIFT 20
2862 #define DMAE_COMMAND_RESERVED0 (0x3FF<<22)
2863 #define DMAE_COMMAND_RESERVED0_SHIFT 22
2868 #if defined(__BIG_ENDIAN)
2870 #define DMAE_COMMAND_SRC_VFID (0x3F<<0)
2871 #define DMAE_COMMAND_SRC_VFID_SHIFT 0
2872 #define DMAE_COMMAND_SRC_VFPF (0x1<<6)
2873 #define DMAE_COMMAND_SRC_VFPF_SHIFT 6
2874 #define DMAE_COMMAND_RESERVED1 (0x1<<7)
2875 #define DMAE_COMMAND_RESERVED1_SHIFT 7
2876 #define DMAE_COMMAND_DST_VFID (0x3F<<8)
2877 #define DMAE_COMMAND_DST_VFID_SHIFT 8
2878 #define DMAE_COMMAND_DST_VFPF (0x1<<14)
2879 #define DMAE_COMMAND_DST_VFPF_SHIFT 14
2880 #define DMAE_COMMAND_RESERVED2 (0x1<<15)
2881 #define DMAE_COMMAND_RESERVED2_SHIFT 15
2883 #elif defined(__LITTLE_ENDIAN)
2886 #define DMAE_COMMAND_SRC_VFID (0x3F<<0)
2887 #define DMAE_COMMAND_SRC_VFID_SHIFT 0
2888 #define DMAE_COMMAND_SRC_VFPF (0x1<<6)
2889 #define DMAE_COMMAND_SRC_VFPF_SHIFT 6
2890 #define DMAE_COMMAND_RESERVED1 (0x1<<7)
2891 #define DMAE_COMMAND_RESERVED1_SHIFT 7
2892 #define DMAE_COMMAND_DST_VFID (0x3F<<8)
2893 #define DMAE_COMMAND_DST_VFID_SHIFT 8
2894 #define DMAE_COMMAND_DST_VFPF (0x1<<14)
2895 #define DMAE_COMMAND_DST_VFPF_SHIFT 14
2896 #define DMAE_COMMAND_RESERVED2 (0x1<<15)
2897 #define DMAE_COMMAND_RESERVED2_SHIFT 15
2904 #if defined(__BIG_ENDIAN)
2907 #elif defined(__LITTLE_ENDIAN)
2911 #if defined(__BIG_ENDIAN)
2914 #elif defined(__LITTLE_ENDIAN)
2918 #if defined(__BIG_ENDIAN)
2921 #elif defined(__LITTLE_ENDIAN)
2929 * common data for all protocols
2931 struct doorbell_hdr {
2933 #define DOORBELL_HDR_RX (0x1<<0)
2934 #define DOORBELL_HDR_RX_SHIFT 0
2935 #define DOORBELL_HDR_DB_TYPE (0x1<<1)
2936 #define DOORBELL_HDR_DB_TYPE_SHIFT 1
2937 #define DOORBELL_HDR_DPM_SIZE (0x3<<2)
2938 #define DOORBELL_HDR_DPM_SIZE_SHIFT 2
2939 #define DOORBELL_HDR_CONN_TYPE (0xF<<4)
2940 #define DOORBELL_HDR_CONN_TYPE_SHIFT 4
2946 struct eth_tx_doorbell {
2947 #if defined(__BIG_ENDIAN)
2950 #define ETH_TX_DOORBELL_NUM_BDS (0x3F<<0)
2951 #define ETH_TX_DOORBELL_NUM_BDS_SHIFT 0
2952 #define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG (0x1<<6)
2953 #define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG_SHIFT 6
2954 #define ETH_TX_DOORBELL_SPARE (0x1<<7)
2955 #define ETH_TX_DOORBELL_SPARE_SHIFT 7
2956 struct doorbell_hdr hdr;
2957 #elif defined(__LITTLE_ENDIAN)
2958 struct doorbell_hdr hdr;
2960 #define ETH_TX_DOORBELL_NUM_BDS (0x3F<<0)
2961 #define ETH_TX_DOORBELL_NUM_BDS_SHIFT 0
2962 #define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG (0x1<<6)
2963 #define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG_SHIFT 6
2964 #define ETH_TX_DOORBELL_SPARE (0x1<<7)
2965 #define ETH_TX_DOORBELL_SPARE_SHIFT 7
2972 * 3 lines. status block
2974 struct hc_status_block_e1x {
2975 __le16 index_values[HC_SB_MAX_INDICES_E1X];
2976 __le16 running_index[HC_SB_MAX_SM];
2983 struct host_hc_status_block_e1x {
2984 struct hc_status_block_e1x sb;
2989 * 3 lines. status block
2991 struct hc_status_block_e2 {
2992 __le16 index_values[HC_SB_MAX_INDICES_E2];
2993 __le16 running_index[HC_SB_MAX_SM];
2994 __le32 reserved[11];
3000 struct host_hc_status_block_e2 {
3001 struct hc_status_block_e2 sb;
3006 * 5 lines. slow-path status block
3008 struct hc_sp_status_block {
3009 __le16 index_values[HC_SP_SB_MAX_INDICES];
3010 __le16 running_index;
3018 struct host_sp_status_block {
3019 struct atten_sp_status_block atten_status_block;
3020 struct hc_sp_status_block sp_sb;
3025 * IGU driver acknowledgment register
3027 struct igu_ack_register {
3028 #if defined(__BIG_ENDIAN)
3029 u16 sb_id_and_flags;
3030 #define IGU_ACK_REGISTER_STATUS_BLOCK_ID (0x1F<<0)
3031 #define IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT 0
3032 #define IGU_ACK_REGISTER_STORM_ID (0x7<<5)
3033 #define IGU_ACK_REGISTER_STORM_ID_SHIFT 5
3034 #define IGU_ACK_REGISTER_UPDATE_INDEX (0x1<<8)
3035 #define IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT 8
3036 #define IGU_ACK_REGISTER_INTERRUPT_MODE (0x3<<9)
3037 #define IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT 9
3038 #define IGU_ACK_REGISTER_RESERVED (0x1F<<11)
3039 #define IGU_ACK_REGISTER_RESERVED_SHIFT 11
3040 u16 status_block_index;
3041 #elif defined(__LITTLE_ENDIAN)
3042 u16 status_block_index;
3043 u16 sb_id_and_flags;
3044 #define IGU_ACK_REGISTER_STATUS_BLOCK_ID (0x1F<<0)
3045 #define IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT 0
3046 #define IGU_ACK_REGISTER_STORM_ID (0x7<<5)
3047 #define IGU_ACK_REGISTER_STORM_ID_SHIFT 5
3048 #define IGU_ACK_REGISTER_UPDATE_INDEX (0x1<<8)
3049 #define IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT 8
3050 #define IGU_ACK_REGISTER_INTERRUPT_MODE (0x3<<9)
3051 #define IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT 9
3052 #define IGU_ACK_REGISTER_RESERVED (0x1F<<11)
3053 #define IGU_ACK_REGISTER_RESERVED_SHIFT 11
3059 * IGU driver acknowledgement register
3061 struct igu_backward_compatible {
3062 u32 sb_id_and_flags;
3063 #define IGU_BACKWARD_COMPATIBLE_SB_INDEX (0xFFFF<<0)
3064 #define IGU_BACKWARD_COMPATIBLE_SB_INDEX_SHIFT 0
3065 #define IGU_BACKWARD_COMPATIBLE_SB_SELECT (0x1F<<16)
3066 #define IGU_BACKWARD_COMPATIBLE_SB_SELECT_SHIFT 16
3067 #define IGU_BACKWARD_COMPATIBLE_SEGMENT_ACCESS (0x7<<21)
3068 #define IGU_BACKWARD_COMPATIBLE_SEGMENT_ACCESS_SHIFT 21
3069 #define IGU_BACKWARD_COMPATIBLE_BUPDATE (0x1<<24)
3070 #define IGU_BACKWARD_COMPATIBLE_BUPDATE_SHIFT 24
3071 #define IGU_BACKWARD_COMPATIBLE_ENABLE_INT (0x3<<25)
3072 #define IGU_BACKWARD_COMPATIBLE_ENABLE_INT_SHIFT 25
3073 #define IGU_BACKWARD_COMPATIBLE_RESERVED_0 (0x1F<<27)
3074 #define IGU_BACKWARD_COMPATIBLE_RESERVED_0_SHIFT 27
3080 * IGU driver acknowledgement register
3082 struct igu_regular {
3083 u32 sb_id_and_flags;
3084 #define IGU_REGULAR_SB_INDEX (0xFFFFF<<0)
3085 #define IGU_REGULAR_SB_INDEX_SHIFT 0
3086 #define IGU_REGULAR_RESERVED0 (0x1<<20)
3087 #define IGU_REGULAR_RESERVED0_SHIFT 20
3088 #define IGU_REGULAR_SEGMENT_ACCESS (0x7<<21)
3089 #define IGU_REGULAR_SEGMENT_ACCESS_SHIFT 21
3090 #define IGU_REGULAR_BUPDATE (0x1<<24)
3091 #define IGU_REGULAR_BUPDATE_SHIFT 24
3092 #define IGU_REGULAR_ENABLE_INT (0x3<<25)
3093 #define IGU_REGULAR_ENABLE_INT_SHIFT 25
3094 #define IGU_REGULAR_RESERVED_1 (0x1<<27)
3095 #define IGU_REGULAR_RESERVED_1_SHIFT 27
3096 #define IGU_REGULAR_CLEANUP_TYPE (0x3<<28)
3097 #define IGU_REGULAR_CLEANUP_TYPE_SHIFT 28
3098 #define IGU_REGULAR_CLEANUP_SET (0x1<<30)
3099 #define IGU_REGULAR_CLEANUP_SET_SHIFT 30
3100 #define IGU_REGULAR_BCLEANUP (0x1<<31)
3101 #define IGU_REGULAR_BCLEANUP_SHIFT 31
3106 * IGU driver acknowledgement register
3108 union igu_consprod_reg {
3109 struct igu_regular regular;
3110 struct igu_backward_compatible backward_compatible;
3115 * Igu control commands
3118 IGU_CTRL_CMD_TYPE_RD,
3119 IGU_CTRL_CMD_TYPE_WR,
3125 * Control register for the IGU command register
3127 struct igu_ctrl_reg {
3129 #define IGU_CTRL_REG_ADDRESS (0xFFF<<0)
3130 #define IGU_CTRL_REG_ADDRESS_SHIFT 0
3131 #define IGU_CTRL_REG_FID (0x7F<<12)
3132 #define IGU_CTRL_REG_FID_SHIFT 12
3133 #define IGU_CTRL_REG_RESERVED (0x1<<19)
3134 #define IGU_CTRL_REG_RESERVED_SHIFT 19
3135 #define IGU_CTRL_REG_TYPE (0x1<<20)
3136 #define IGU_CTRL_REG_TYPE_SHIFT 20
3137 #define IGU_CTRL_REG_UNUSED (0x7FF<<21)
3138 #define IGU_CTRL_REG_UNUSED_SHIFT 21
3143 * Igu interrupt command
3157 enum igu_seg_access {
3158 IGU_SEG_ACCESS_NORM,
3160 IGU_SEG_ACCESS_ATTN,
3166 * Parser parsing flags field
3168 struct parsing_flags {
3170 #define PARSING_FLAGS_ETHERNET_ADDRESS_TYPE (0x1<<0)
3171 #define PARSING_FLAGS_ETHERNET_ADDRESS_TYPE_SHIFT 0
3172 #define PARSING_FLAGS_VLAN (0x1<<1)
3173 #define PARSING_FLAGS_VLAN_SHIFT 1
3174 #define PARSING_FLAGS_EXTRA_VLAN (0x1<<2)
3175 #define PARSING_FLAGS_EXTRA_VLAN_SHIFT 2
3176 #define PARSING_FLAGS_OVER_ETHERNET_PROTOCOL (0x3<<3)
3177 #define PARSING_FLAGS_OVER_ETHERNET_PROTOCOL_SHIFT 3
3178 #define PARSING_FLAGS_IP_OPTIONS (0x1<<5)
3179 #define PARSING_FLAGS_IP_OPTIONS_SHIFT 5
3180 #define PARSING_FLAGS_FRAGMENTATION_STATUS (0x1<<6)
3181 #define PARSING_FLAGS_FRAGMENTATION_STATUS_SHIFT 6
3182 #define PARSING_FLAGS_OVER_IP_PROTOCOL (0x3<<7)
3183 #define PARSING_FLAGS_OVER_IP_PROTOCOL_SHIFT 7
3184 #define PARSING_FLAGS_PURE_ACK_INDICATION (0x1<<9)
3185 #define PARSING_FLAGS_PURE_ACK_INDICATION_SHIFT 9
3186 #define PARSING_FLAGS_TCP_OPTIONS_EXIST (0x1<<10)
3187 #define PARSING_FLAGS_TCP_OPTIONS_EXIST_SHIFT 10
3188 #define PARSING_FLAGS_TIME_STAMP_EXIST_FLAG (0x1<<11)
3189 #define PARSING_FLAGS_TIME_STAMP_EXIST_FLAG_SHIFT 11
3190 #define PARSING_FLAGS_CONNECTION_MATCH (0x1<<12)
3191 #define PARSING_FLAGS_CONNECTION_MATCH_SHIFT 12
3192 #define PARSING_FLAGS_LLC_SNAP (0x1<<13)
3193 #define PARSING_FLAGS_LLC_SNAP_SHIFT 13
3194 #define PARSING_FLAGS_RESERVED0 (0x3<<14)
3195 #define PARSING_FLAGS_RESERVED0_SHIFT 14
3200 * Parsing flags for TCP ACK type
3202 enum prs_flags_ack_type {
3203 PRS_FLAG_PUREACK_PIGGY,
3204 PRS_FLAG_PUREACK_PURE,
3205 MAX_PRS_FLAGS_ACK_TYPE
3210 * Parsing flags for Ethernet address type
3212 enum prs_flags_eth_addr_type {
3213 PRS_FLAG_ETHTYPE_NON_UNICAST,
3214 PRS_FLAG_ETHTYPE_UNICAST,
3215 MAX_PRS_FLAGS_ETH_ADDR_TYPE
3220 * Parsing flags for over-ethernet protocol
3222 enum prs_flags_over_eth {
3223 PRS_FLAG_OVERETH_UNKNOWN,
3224 PRS_FLAG_OVERETH_IPV4,
3225 PRS_FLAG_OVERETH_IPV6,
3226 PRS_FLAG_OVERETH_LLCSNAP_UNKNOWN,
3227 MAX_PRS_FLAGS_OVER_ETH
3232 * Parsing flags for over-IP protocol
3234 enum prs_flags_over_ip {
3235 PRS_FLAG_OVERIP_UNKNOWN,
3236 PRS_FLAG_OVERIP_TCP,
3237 PRS_FLAG_OVERIP_UDP,
3238 MAX_PRS_FLAGS_OVER_IP
3243 * SDM operation gen command (generate aggregative interrupt)
3247 #define SDM_OP_GEN_COMP_PARAM (0x1F<<0)
3248 #define SDM_OP_GEN_COMP_PARAM_SHIFT 0
3249 #define SDM_OP_GEN_COMP_TYPE (0x7<<5)
3250 #define SDM_OP_GEN_COMP_TYPE_SHIFT 5
3251 #define SDM_OP_GEN_AGG_VECT_IDX (0xFF<<8)
3252 #define SDM_OP_GEN_AGG_VECT_IDX_SHIFT 8
3253 #define SDM_OP_GEN_AGG_VECT_IDX_VALID (0x1<<16)
3254 #define SDM_OP_GEN_AGG_VECT_IDX_VALID_SHIFT 16
3255 #define SDM_OP_GEN_RESERVED (0x7FFF<<17)
3256 #define SDM_OP_GEN_RESERVED_SHIFT 17
3261 * Timers connection context
3263 struct timers_block_context {
3268 #define __TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS (0x3<<0)
3269 #define __TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS_SHIFT 0
3270 #define TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG (0x1<<2)
3271 #define TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG_SHIFT 2
3272 #define __TIMERS_BLOCK_CONTEXT_RESERVED0 (0x1FFFFFFF<<3)
3273 #define __TIMERS_BLOCK_CONTEXT_RESERVED0_SHIFT 3
3278 * The eth aggregative context of Tstorm
3280 struct tstorm_eth_ag_context {
3281 u32 __reserved0[14];
3286 * The eth aggregative context of Ustorm
3288 struct ustorm_eth_ag_context {
3290 #if defined(__BIG_ENDIAN)
3294 #elif defined(__LITTLE_ENDIAN)
3304 * The eth aggregative context of Xstorm
3306 struct xstorm_eth_ag_context {
3308 #if defined(__BIG_ENDIAN)
3312 #elif defined(__LITTLE_ENDIAN)
3322 * doorbell message sent to the chip
3325 #if defined(__BIG_ENDIAN)
3328 struct doorbell_hdr header;
3329 #elif defined(__LITTLE_ENDIAN)
3330 struct doorbell_hdr header;
3338 * doorbell message sent to the chip
3340 struct doorbell_set_prod {
3341 #if defined(__BIG_ENDIAN)
3344 struct doorbell_hdr header;
3345 #elif defined(__LITTLE_ENDIAN)
3346 struct doorbell_hdr header;
3360 * Classify rule opcodes in E2/E3
3362 enum classify_rule {
3363 CLASSIFY_RULE_OPCODE_MAC,
3364 CLASSIFY_RULE_OPCODE_VLAN,
3365 CLASSIFY_RULE_OPCODE_PAIR,
3371 * Classify rule types in E2/E3
3373 enum classify_rule_action_type {
3374 CLASSIFY_RULE_REMOVE,
3376 MAX_CLASSIFY_RULE_ACTION_TYPE
3381 * client init ramrod data
3383 struct client_init_general_data {
3385 u8 statistics_counter_id;
3386 u8 statistics_en_flg;
3391 u8 statistics_zero_flg;
3400 * client init rx data
3402 struct client_init_rx_data {
3404 #define CLIENT_INIT_RX_DATA_TPA_EN_IPV4 (0x1<<0)
3405 #define CLIENT_INIT_RX_DATA_TPA_EN_IPV4_SHIFT 0
3406 #define CLIENT_INIT_RX_DATA_TPA_EN_IPV6 (0x1<<1)
3407 #define CLIENT_INIT_RX_DATA_TPA_EN_IPV6_SHIFT 1
3408 #define CLIENT_INIT_RX_DATA_TPA_MODE (0x1<<2)
3409 #define CLIENT_INIT_RX_DATA_TPA_MODE_SHIFT 2
3410 #define CLIENT_INIT_RX_DATA_RESERVED5 (0x1F<<3)
3411 #define CLIENT_INIT_RX_DATA_RESERVED5_SHIFT 3
3412 u8 vmqueue_mode_en_flg;
3413 u8 extra_data_over_sgl_en_flg;
3414 u8 cache_line_alignment_log_size;
3415 u8 enable_dynamic_hc;
3416 u8 max_sges_for_packet;
3418 u8 drop_ip_cs_err_flg;
3419 u8 drop_tcp_cs_err_flg;
3421 u8 drop_udp_cs_err_flg;
3422 u8 inner_vlan_removal_enable_flg;
3423 u8 outer_vlan_removal_enable_flg;
3425 u8 rx_sb_index_number;
3426 u8 dont_verify_rings_pause_thr_flg;
3428 u8 silent_vlan_removal_flg;
3429 __le16 max_bytes_on_bd;
3430 __le16 sge_buff_size;
3431 u8 approx_mcast_engine_id;
3433 struct regpair bd_page_base;
3434 struct regpair sge_page_base;
3435 struct regpair cqe_page_base;
3438 __le16 max_agg_size;
3440 #define CLIENT_INIT_RX_DATA_UCAST_DROP_ALL (0x1<<0)
3441 #define CLIENT_INIT_RX_DATA_UCAST_DROP_ALL_SHIFT 0
3442 #define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_ALL (0x1<<1)
3443 #define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_ALL_SHIFT 1
3444 #define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_UNMATCHED (0x1<<2)
3445 #define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_UNMATCHED_SHIFT 2
3446 #define CLIENT_INIT_RX_DATA_MCAST_DROP_ALL (0x1<<3)
3447 #define CLIENT_INIT_RX_DATA_MCAST_DROP_ALL_SHIFT 3
3448 #define CLIENT_INIT_RX_DATA_MCAST_ACCEPT_ALL (0x1<<4)
3449 #define CLIENT_INIT_RX_DATA_MCAST_ACCEPT_ALL_SHIFT 4
3450 #define CLIENT_INIT_RX_DATA_BCAST_ACCEPT_ALL (0x1<<5)
3451 #define CLIENT_INIT_RX_DATA_BCAST_ACCEPT_ALL_SHIFT 5
3452 #define CLIENT_INIT_RX_DATA_ACCEPT_ANY_VLAN (0x1<<6)
3453 #define CLIENT_INIT_RX_DATA_ACCEPT_ANY_VLAN_SHIFT 6
3454 #define CLIENT_INIT_RX_DATA_RESERVED2 (0x1FF<<7)
3455 #define CLIENT_INIT_RX_DATA_RESERVED2_SHIFT 7
3456 __le16 cqe_pause_thr_low;
3457 __le16 cqe_pause_thr_high;
3458 __le16 bd_pause_thr_low;
3459 __le16 bd_pause_thr_high;
3460 __le16 sge_pause_thr_low;
3461 __le16 sge_pause_thr_high;
3463 __le16 silent_vlan_value;
3464 __le16 silent_vlan_mask;
3465 __le32 reserved6[2];
3469 * client init tx data
3471 struct client_init_tx_data {
3472 u8 enforce_security_flg;
3473 u8 tx_status_block_id;
3474 u8 tx_sb_index_number;
3475 u8 tss_leading_client_id;
3476 u8 tx_switching_flg;
3477 u8 anti_spoofing_flg;
3478 __le16 default_vlan;
3479 struct regpair tx_bd_page_base;
3481 #define CLIENT_INIT_TX_DATA_UCAST_ACCEPT_ALL (0x1<<0)
3482 #define CLIENT_INIT_TX_DATA_UCAST_ACCEPT_ALL_SHIFT 0
3483 #define CLIENT_INIT_TX_DATA_MCAST_ACCEPT_ALL (0x1<<1)
3484 #define CLIENT_INIT_TX_DATA_MCAST_ACCEPT_ALL_SHIFT 1
3485 #define CLIENT_INIT_TX_DATA_BCAST_ACCEPT_ALL (0x1<<2)
3486 #define CLIENT_INIT_TX_DATA_BCAST_ACCEPT_ALL_SHIFT 2
3487 #define CLIENT_INIT_TX_DATA_ACCEPT_ANY_VLAN (0x1<<3)
3488 #define CLIENT_INIT_TX_DATA_ACCEPT_ANY_VLAN_SHIFT 3
3489 #define CLIENT_INIT_TX_DATA_RESERVED1 (0xFFF<<4)
3490 #define CLIENT_INIT_TX_DATA_RESERVED1_SHIFT 4
3491 u8 default_vlan_flg;
3492 u8 force_default_pri_flg;
3497 * client init ramrod data
3499 struct client_init_ramrod_data {
3500 struct client_init_general_data general;
3501 struct client_init_rx_data rx;
3502 struct client_init_tx_data tx;
3507 * client update ramrod data
3509 struct client_update_ramrod_data {
3512 u8 inner_vlan_removal_enable_flg;
3513 u8 inner_vlan_removal_change_flg;
3514 u8 outer_vlan_removal_enable_flg;
3515 u8 outer_vlan_removal_change_flg;
3516 u8 anti_spoofing_enable_flg;
3517 u8 anti_spoofing_change_flg;
3519 u8 activate_change_flg;
3520 __le16 default_vlan;
3521 u8 default_vlan_enable_flg;
3522 u8 default_vlan_change_flg;
3523 __le16 silent_vlan_value;
3524 __le16 silent_vlan_mask;
3525 u8 silent_vlan_removal_flg;
3526 u8 silent_vlan_change_flg;
3532 * The eth storm context of Cstorm
3534 struct cstorm_eth_st_context {
3539 struct double_regpair {
3548 * Ethernet address typesm used in ethernet tx BDs
3550 enum eth_addr_type {
3562 struct eth_classify_cmd_header {
3563 u8 cmd_general_data;
3564 #define ETH_CLASSIFY_CMD_HEADER_RX_CMD (0x1<<0)
3565 #define ETH_CLASSIFY_CMD_HEADER_RX_CMD_SHIFT 0
3566 #define ETH_CLASSIFY_CMD_HEADER_TX_CMD (0x1<<1)
3567 #define ETH_CLASSIFY_CMD_HEADER_TX_CMD_SHIFT 1
3568 #define ETH_CLASSIFY_CMD_HEADER_OPCODE (0x3<<2)
3569 #define ETH_CLASSIFY_CMD_HEADER_OPCODE_SHIFT 2
3570 #define ETH_CLASSIFY_CMD_HEADER_IS_ADD (0x1<<4)
3571 #define ETH_CLASSIFY_CMD_HEADER_IS_ADD_SHIFT 4
3572 #define ETH_CLASSIFY_CMD_HEADER_RESERVED0 (0x7<<5)
3573 #define ETH_CLASSIFY_CMD_HEADER_RESERVED0_SHIFT 5
3581 * header for eth classification config ramrod
3583 struct eth_classify_header {
3592 * Command for adding/removing a MAC classification rule
3594 struct eth_classify_mac_cmd {
3595 struct eth_classify_cmd_header header;
3605 * Command for adding/removing a MAC-VLAN pair classification rule
3607 struct eth_classify_pair_cmd {
3608 struct eth_classify_cmd_header header;
3618 * Command for adding/removing a VLAN classification rule
3620 struct eth_classify_vlan_cmd {
3621 struct eth_classify_cmd_header header;
3629 * union for eth classification rule
3631 union eth_classify_rule_cmd {
3632 struct eth_classify_mac_cmd mac;
3633 struct eth_classify_vlan_cmd vlan;
3634 struct eth_classify_pair_cmd pair;
3638 * parameters for eth classification configuration ramrod
3640 struct eth_classify_rules_ramrod_data {
3641 struct eth_classify_header header;
3642 union eth_classify_rule_cmd rules[CLASSIFY_RULES_COUNT];
3647 * The data contain client ID need to the ramrod
3649 struct eth_common_ramrod_data {
3656 * The eth storm context of Ustorm
3658 struct ustorm_eth_st_context {
3663 * The eth storm context of Tstorm
3665 struct tstorm_eth_st_context {
3666 u32 __reserved0[28];
3670 * The eth storm context of Xstorm
3672 struct xstorm_eth_st_context {
3677 * Ethernet connection context
3679 struct eth_context {
3680 struct ustorm_eth_st_context ustorm_st_context;
3681 struct tstorm_eth_st_context tstorm_st_context;
3682 struct xstorm_eth_ag_context xstorm_ag_context;
3683 struct tstorm_eth_ag_context tstorm_ag_context;
3684 struct cstorm_eth_ag_context cstorm_ag_context;
3685 struct ustorm_eth_ag_context ustorm_ag_context;
3686 struct timers_block_context timers_context;
3687 struct xstorm_eth_st_context xstorm_st_context;
3688 struct cstorm_eth_st_context cstorm_st_context;
3693 * union for sgl and raw data.
3695 union eth_sgl_or_raw_data {
3701 * eth FP end aggregation CQE parameters struct
3703 struct eth_end_agg_rx_cqe {
3704 u8 type_error_flags;
3705 #define ETH_END_AGG_RX_CQE_TYPE (0x3<<0)
3706 #define ETH_END_AGG_RX_CQE_TYPE_SHIFT 0
3707 #define ETH_END_AGG_RX_CQE_SGL_RAW_SEL (0x1<<2)
3708 #define ETH_END_AGG_RX_CQE_SGL_RAW_SEL_SHIFT 2
3709 #define ETH_END_AGG_RX_CQE_RESERVED0 (0x1F<<3)
3710 #define ETH_END_AGG_RX_CQE_RESERVED0_SHIFT 3
3714 __le32 timestamp_delta;
3715 __le16 num_of_coalesced_segs;
3720 union eth_sgl_or_raw_data sgl_or_raw_data;
3721 __le32 reserved5[8];
3726 * regular eth FP CQE parameters struct
3728 struct eth_fast_path_rx_cqe {
3729 u8 type_error_flags;
3730 #define ETH_FAST_PATH_RX_CQE_TYPE (0x3<<0)
3731 #define ETH_FAST_PATH_RX_CQE_TYPE_SHIFT 0
3732 #define ETH_FAST_PATH_RX_CQE_SGL_RAW_SEL (0x1<<2)
3733 #define ETH_FAST_PATH_RX_CQE_SGL_RAW_SEL_SHIFT 2
3734 #define ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG (0x1<<3)
3735 #define ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG_SHIFT 3
3736 #define ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG (0x1<<4)
3737 #define ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG_SHIFT 4
3738 #define ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG (0x1<<5)
3739 #define ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG_SHIFT 5
3740 #define ETH_FAST_PATH_RX_CQE_RESERVED0 (0x3<<6)
3741 #define ETH_FAST_PATH_RX_CQE_RESERVED0_SHIFT 6
3743 #define ETH_FAST_PATH_RX_CQE_RSS_HASH_TYPE (0x7<<0)
3744 #define ETH_FAST_PATH_RX_CQE_RSS_HASH_TYPE_SHIFT 0
3745 #define ETH_FAST_PATH_RX_CQE_RSS_HASH_FLG (0x1<<3)
3746 #define ETH_FAST_PATH_RX_CQE_RSS_HASH_FLG_SHIFT 3
3747 #define ETH_FAST_PATH_RX_CQE_BROADCAST_FLG (0x1<<4)
3748 #define ETH_FAST_PATH_RX_CQE_BROADCAST_FLG_SHIFT 4
3749 #define ETH_FAST_PATH_RX_CQE_MAC_MATCH_FLG (0x1<<5)
3750 #define ETH_FAST_PATH_RX_CQE_MAC_MATCH_FLG_SHIFT 5
3751 #define ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG (0x1<<6)
3752 #define ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG_SHIFT 6
3753 #define ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG (0x1<<7)
3754 #define ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG_SHIFT 7
3756 u8 placement_offset;
3757 __le32 rss_hash_result;
3759 __le16 pkt_len_or_gro_seg_len;
3761 struct parsing_flags pars_flags;
3762 union eth_sgl_or_raw_data sgl_or_raw_data;
3763 __le32 reserved1[8];
3768 * Command for setting classification flags for a client
3770 struct eth_filter_rules_cmd {
3771 u8 cmd_general_data;
3772 #define ETH_FILTER_RULES_CMD_RX_CMD (0x1<<0)
3773 #define ETH_FILTER_RULES_CMD_RX_CMD_SHIFT 0
3774 #define ETH_FILTER_RULES_CMD_TX_CMD (0x1<<1)
3775 #define ETH_FILTER_RULES_CMD_TX_CMD_SHIFT 1
3776 #define ETH_FILTER_RULES_CMD_RESERVED0 (0x3F<<2)
3777 #define ETH_FILTER_RULES_CMD_RESERVED0_SHIFT 2
3782 #define ETH_FILTER_RULES_CMD_UCAST_DROP_ALL (0x1<<0)
3783 #define ETH_FILTER_RULES_CMD_UCAST_DROP_ALL_SHIFT 0
3784 #define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_ALL (0x1<<1)
3785 #define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_ALL_SHIFT 1
3786 #define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_UNMATCHED (0x1<<2)
3787 #define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_UNMATCHED_SHIFT 2
3788 #define ETH_FILTER_RULES_CMD_MCAST_DROP_ALL (0x1<<3)
3789 #define ETH_FILTER_RULES_CMD_MCAST_DROP_ALL_SHIFT 3
3790 #define ETH_FILTER_RULES_CMD_MCAST_ACCEPT_ALL (0x1<<4)
3791 #define ETH_FILTER_RULES_CMD_MCAST_ACCEPT_ALL_SHIFT 4
3792 #define ETH_FILTER_RULES_CMD_BCAST_ACCEPT_ALL (0x1<<5)
3793 #define ETH_FILTER_RULES_CMD_BCAST_ACCEPT_ALL_SHIFT 5
3794 #define ETH_FILTER_RULES_CMD_ACCEPT_ANY_VLAN (0x1<<6)
3795 #define ETH_FILTER_RULES_CMD_ACCEPT_ANY_VLAN_SHIFT 6
3796 #define ETH_FILTER_RULES_CMD_RESERVED2 (0x1FF<<7)
3797 #define ETH_FILTER_RULES_CMD_RESERVED2_SHIFT 7
3799 struct regpair reserved4;
3804 * parameters for eth classification filters ramrod
3806 struct eth_filter_rules_ramrod_data {
3807 struct eth_classify_header header;
3808 struct eth_filter_rules_cmd rules[FILTER_RULES_COUNT];
3813 * parameters for eth classification configuration ramrod
3815 struct eth_general_rules_ramrod_data {
3816 struct eth_classify_header header;
3817 union eth_classify_rule_cmd rules[CLASSIFY_RULES_COUNT];
3822 * The data for Halt ramrod
3824 struct eth_halt_ramrod_data {
3831 * Command for setting multicast classification for a client
3833 struct eth_multicast_rules_cmd {
3834 u8 cmd_general_data;
3835 #define ETH_MULTICAST_RULES_CMD_RX_CMD (0x1<<0)
3836 #define ETH_MULTICAST_RULES_CMD_RX_CMD_SHIFT 0
3837 #define ETH_MULTICAST_RULES_CMD_TX_CMD (0x1<<1)
3838 #define ETH_MULTICAST_RULES_CMD_TX_CMD_SHIFT 1
3839 #define ETH_MULTICAST_RULES_CMD_IS_ADD (0x1<<2)
3840 #define ETH_MULTICAST_RULES_CMD_IS_ADD_SHIFT 2
3841 #define ETH_MULTICAST_RULES_CMD_RESERVED0 (0x1F<<3)
3842 #define ETH_MULTICAST_RULES_CMD_RESERVED0_SHIFT 3
3847 struct regpair reserved3;
3852 * parameters for multicast classification ramrod
3854 struct eth_multicast_rules_ramrod_data {
3855 struct eth_classify_header header;
3856 struct eth_multicast_rules_cmd rules[MULTICAST_RULES_COUNT];
3861 * Place holder for ramrods protocol specific data
3863 struct ramrod_data {
3869 * union for ramrod data for Ethernet protocol (CQE) (force size of 16 bits)
3871 union eth_ramrod_data {
3872 struct ramrod_data general;
3877 * RSS toeplitz hash type, as reported in CQE
3879 enum eth_rss_hash_type {
3886 E1HOV_PRI_HASH_TYPE,
3888 MAX_ETH_RSS_HASH_TYPE
3896 ETH_RSS_MODE_DISABLED,
3897 ETH_RSS_MODE_REGULAR,
3898 ETH_RSS_MODE_VLAN_PRI,
3899 ETH_RSS_MODE_E1HOV_PRI,
3900 ETH_RSS_MODE_IP_DSCP,
3906 * parameters for RSS update ramrod (E2)
3908 struct eth_rss_update_ramrod_data {
3911 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_CAPABILITY (0x1<<0)
3912 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_CAPABILITY_SHIFT 0
3913 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_TCP_CAPABILITY (0x1<<1)
3914 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_TCP_CAPABILITY_SHIFT 1
3915 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_UDP_CAPABILITY (0x1<<2)
3916 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_UDP_CAPABILITY_SHIFT 2
3917 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_CAPABILITY (0x1<<3)
3918 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_CAPABILITY_SHIFT 3
3919 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_TCP_CAPABILITY (0x1<<4)
3920 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_TCP_CAPABILITY_SHIFT 4
3921 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_UDP_CAPABILITY (0x1<<5)
3922 #define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_UDP_CAPABILITY_SHIFT 5
3923 #define ETH_RSS_UPDATE_RAMROD_DATA_UPDATE_RSS_KEY (0x1<<7)
3924 #define ETH_RSS_UPDATE_RAMROD_DATA_UPDATE_RSS_KEY_SHIFT 7
3928 u8 indirection_table[T_ETH_INDIRECTION_TABLE_SIZE];
3929 __le32 rss_key[T_ETH_RSS_KEY];
3936 * The eth Rx Buffer Descriptor
3945 * Eth Rx Cqe structure- general structure for ramrods
3947 struct common_ramrod_eth_rx_cqe {
3949 #define COMMON_RAMROD_ETH_RX_CQE_TYPE (0x3<<0)
3950 #define COMMON_RAMROD_ETH_RX_CQE_TYPE_SHIFT 0
3951 #define COMMON_RAMROD_ETH_RX_CQE_ERROR (0x1<<2)
3952 #define COMMON_RAMROD_ETH_RX_CQE_ERROR_SHIFT 2
3953 #define COMMON_RAMROD_ETH_RX_CQE_RESERVED0 (0x1F<<3)
3954 #define COMMON_RAMROD_ETH_RX_CQE_RESERVED0_SHIFT 3
3957 __le32 conn_and_cmd_data;
3958 #define COMMON_RAMROD_ETH_RX_CQE_CID (0xFFFFFF<<0)
3959 #define COMMON_RAMROD_ETH_RX_CQE_CID_SHIFT 0
3960 #define COMMON_RAMROD_ETH_RX_CQE_CMD_ID (0xFF<<24)
3961 #define COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT 24
3962 struct ramrod_data protocol_data;
3964 __le32 reserved2[11];
3968 * Rx Last CQE in page (in ETH)
3970 struct eth_rx_cqe_next_page {
3973 __le32 reserved[14];
3977 * union for all eth rx cqe types (fix their sizes)
3980 struct eth_fast_path_rx_cqe fast_path_cqe;
3981 struct common_ramrod_eth_rx_cqe ramrod_cqe;
3982 struct eth_rx_cqe_next_page next_page_cqe;
3983 struct eth_end_agg_rx_cqe end_agg_cqe;
3988 * Values for RX ETH CQE type field
3990 enum eth_rx_cqe_type {
3991 RX_ETH_CQE_TYPE_ETH_FASTPATH,
3992 RX_ETH_CQE_TYPE_ETH_RAMROD,
3993 RX_ETH_CQE_TYPE_ETH_START_AGG,
3994 RX_ETH_CQE_TYPE_ETH_STOP_AGG,
4000 * Type of SGL/Raw field in ETH RX fast path CQE
4002 enum eth_rx_fp_sel {
4010 * The eth Rx SGE Descriptor
4019 * common data for all protocols
4022 __le32 conn_and_cmd_data;
4023 #define SPE_HDR_CID (0xFFFFFF<<0)
4024 #define SPE_HDR_CID_SHIFT 0
4025 #define SPE_HDR_CMD_ID (0xFF<<24)
4026 #define SPE_HDR_CMD_ID_SHIFT 24
4028 #define SPE_HDR_CONN_TYPE (0xFF<<0)
4029 #define SPE_HDR_CONN_TYPE_SHIFT 0
4030 #define SPE_HDR_FUNCTION_ID (0xFF<<8)
4031 #define SPE_HDR_FUNCTION_ID_SHIFT 8
4036 * specific data for ethernet slow path element
4038 union eth_specific_data {
4039 u8 protocol_data[8];
4040 struct regpair client_update_ramrod_data;
4041 struct regpair client_init_ramrod_init_data;
4042 struct eth_halt_ramrod_data halt_ramrod_data;
4043 struct regpair update_data_addr;
4044 struct eth_common_ramrod_data common_ramrod_data;
4045 struct regpair classify_cfg_addr;
4046 struct regpair filter_cfg_addr;
4047 struct regpair mcast_cfg_addr;
4051 * Ethernet slow path element
4055 union eth_specific_data data;
4060 * Ethernet command ID for slow path elements
4062 enum eth_spqe_cmd_id {
4063 RAMROD_CMD_ID_ETH_UNUSED,
4064 RAMROD_CMD_ID_ETH_CLIENT_SETUP,
4065 RAMROD_CMD_ID_ETH_HALT,
4066 RAMROD_CMD_ID_ETH_FORWARD_SETUP,
4067 RAMROD_CMD_ID_ETH_TX_QUEUE_SETUP,
4068 RAMROD_CMD_ID_ETH_CLIENT_UPDATE,
4069 RAMROD_CMD_ID_ETH_EMPTY,
4070 RAMROD_CMD_ID_ETH_TERMINATE,
4071 RAMROD_CMD_ID_ETH_TPA_UPDATE,
4072 RAMROD_CMD_ID_ETH_CLASSIFICATION_RULES,
4073 RAMROD_CMD_ID_ETH_FILTER_RULES,
4074 RAMROD_CMD_ID_ETH_MULTICAST_RULES,
4075 RAMROD_CMD_ID_ETH_RSS_UPDATE,
4076 RAMROD_CMD_ID_ETH_SET_MAC,
4082 * eth tpa update command
4084 enum eth_tpa_update_command {
4085 TPA_UPDATE_NONE_COMMAND,
4086 TPA_UPDATE_ENABLE_COMMAND,
4087 TPA_UPDATE_DISABLE_COMMAND,
4088 MAX_ETH_TPA_UPDATE_COMMAND
4093 * Tx regular BD structure
4098 __le16 total_pkt_bytes;
4105 * structure for easy accessibility to assembler
4107 struct eth_tx_bd_flags {
4109 #define ETH_TX_BD_FLAGS_IP_CSUM (0x1<<0)
4110 #define ETH_TX_BD_FLAGS_IP_CSUM_SHIFT 0
4111 #define ETH_TX_BD_FLAGS_L4_CSUM (0x1<<1)
4112 #define ETH_TX_BD_FLAGS_L4_CSUM_SHIFT 1
4113 #define ETH_TX_BD_FLAGS_VLAN_MODE (0x3<<2)
4114 #define ETH_TX_BD_FLAGS_VLAN_MODE_SHIFT 2
4115 #define ETH_TX_BD_FLAGS_START_BD (0x1<<4)
4116 #define ETH_TX_BD_FLAGS_START_BD_SHIFT 4
4117 #define ETH_TX_BD_FLAGS_IS_UDP (0x1<<5)
4118 #define ETH_TX_BD_FLAGS_IS_UDP_SHIFT 5
4119 #define ETH_TX_BD_FLAGS_SW_LSO (0x1<<6)
4120 #define ETH_TX_BD_FLAGS_SW_LSO_SHIFT 6
4121 #define ETH_TX_BD_FLAGS_IPV6 (0x1<<7)
4122 #define ETH_TX_BD_FLAGS_IPV6_SHIFT 7
4126 * The eth Tx Buffer Descriptor
4128 struct eth_tx_start_bd {
4133 __le16 vlan_or_ethertype;
4134 struct eth_tx_bd_flags bd_flags;
4136 #define ETH_TX_START_BD_HDR_NBDS (0xF<<0)
4137 #define ETH_TX_START_BD_HDR_NBDS_SHIFT 0
4138 #define ETH_TX_START_BD_FORCE_VLAN_MODE (0x1<<4)
4139 #define ETH_TX_START_BD_FORCE_VLAN_MODE_SHIFT 4
4140 #define ETH_TX_START_BD_PARSE_NBDS (0x3<<5)
4141 #define ETH_TX_START_BD_PARSE_NBDS_SHIFT 5
4142 #define ETH_TX_START_BD_RESREVED (0x1<<7)
4143 #define ETH_TX_START_BD_RESREVED_SHIFT 7
4147 * Tx parsing BD structure for ETH E1/E1h
4149 struct eth_tx_parse_bd_e1x {
4151 #define ETH_TX_PARSE_BD_E1X_IP_HDR_START_OFFSET_W (0xF<<0)
4152 #define ETH_TX_PARSE_BD_E1X_IP_HDR_START_OFFSET_W_SHIFT 0
4153 #define ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE (0x3<<4)
4154 #define ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT 4
4155 #define ETH_TX_PARSE_BD_E1X_PSEUDO_CS_WITHOUT_LEN (0x1<<6)
4156 #define ETH_TX_PARSE_BD_E1X_PSEUDO_CS_WITHOUT_LEN_SHIFT 6
4157 #define ETH_TX_PARSE_BD_E1X_LLC_SNAP_EN (0x1<<7)
4158 #define ETH_TX_PARSE_BD_E1X_LLC_SNAP_EN_SHIFT 7
4159 #define ETH_TX_PARSE_BD_E1X_NS_FLG (0x1<<8)
4160 #define ETH_TX_PARSE_BD_E1X_NS_FLG_SHIFT 8
4161 #define ETH_TX_PARSE_BD_E1X_RESERVED0 (0x7F<<9)
4162 #define ETH_TX_PARSE_BD_E1X_RESERVED0_SHIFT 9
4164 #define ETH_TX_PARSE_BD_E1X_FIN_FLG (0x1<<0)
4165 #define ETH_TX_PARSE_BD_E1X_FIN_FLG_SHIFT 0
4166 #define ETH_TX_PARSE_BD_E1X_SYN_FLG (0x1<<1)
4167 #define ETH_TX_PARSE_BD_E1X_SYN_FLG_SHIFT 1
4168 #define ETH_TX_PARSE_BD_E1X_RST_FLG (0x1<<2)
4169 #define ETH_TX_PARSE_BD_E1X_RST_FLG_SHIFT 2
4170 #define ETH_TX_PARSE_BD_E1X_PSH_FLG (0x1<<3)
4171 #define ETH_TX_PARSE_BD_E1X_PSH_FLG_SHIFT 3
4172 #define ETH_TX_PARSE_BD_E1X_ACK_FLG (0x1<<4)
4173 #define ETH_TX_PARSE_BD_E1X_ACK_FLG_SHIFT 4
4174 #define ETH_TX_PARSE_BD_E1X_URG_FLG (0x1<<5)
4175 #define ETH_TX_PARSE_BD_E1X_URG_FLG_SHIFT 5
4176 #define ETH_TX_PARSE_BD_E1X_ECE_FLG (0x1<<6)
4177 #define ETH_TX_PARSE_BD_E1X_ECE_FLG_SHIFT 6
4178 #define ETH_TX_PARSE_BD_E1X_CWR_FLG (0x1<<7)
4179 #define ETH_TX_PARSE_BD_E1X_CWR_FLG_SHIFT 7
4181 __le16 total_hlen_w;
4182 __le16 tcp_pseudo_csum;
4185 __le32 tcp_send_seq;
4189 * Tx parsing BD structure for ETH E2
4191 struct eth_tx_parse_bd_e2 {
4192 __le16 dst_mac_addr_lo;
4193 __le16 dst_mac_addr_mid;
4194 __le16 dst_mac_addr_hi;
4195 __le16 src_mac_addr_lo;
4196 __le16 src_mac_addr_mid;
4197 __le16 src_mac_addr_hi;
4198 __le32 parsing_data;
4199 #define ETH_TX_PARSE_BD_E2_TCP_HDR_START_OFFSET_W (0x7FF<<0)
4200 #define ETH_TX_PARSE_BD_E2_TCP_HDR_START_OFFSET_W_SHIFT 0
4201 #define ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW (0xF<<11)
4202 #define ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW_SHIFT 11
4203 #define ETH_TX_PARSE_BD_E2_IPV6_WITH_EXT_HDR (0x1<<15)
4204 #define ETH_TX_PARSE_BD_E2_IPV6_WITH_EXT_HDR_SHIFT 15
4205 #define ETH_TX_PARSE_BD_E2_LSO_MSS (0x3FFF<<16)
4206 #define ETH_TX_PARSE_BD_E2_LSO_MSS_SHIFT 16
4207 #define ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE (0x3<<30)
4208 #define ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT 30
4212 * The last BD in the BD memory will hold a pointer to the next BD memory
4214 struct eth_tx_next_bd {
4221 * union for 4 Bd types
4223 union eth_tx_bd_types {
4224 struct eth_tx_start_bd start_bd;
4225 struct eth_tx_bd reg_bd;
4226 struct eth_tx_parse_bd_e1x parse_bd_e1x;
4227 struct eth_tx_parse_bd_e2 parse_bd_e2;
4228 struct eth_tx_next_bd next_bd;
4232 * array of 13 bds as appears in the eth xstorm context
4234 struct eth_tx_bds_array {
4235 union eth_tx_bd_types bds[13];
4240 * VLAN mode on TX BDs
4242 enum eth_tx_vlan_type {
4246 X_ETH_FW_ADDED_VLAN,
4247 MAX_ETH_TX_VLAN_TYPE
4252 * Ethernet VLAN filtering mode in E1x
4254 enum eth_vlan_filter_mode {
4255 ETH_VLAN_FILTER_ANY_VLAN,
4256 ETH_VLAN_FILTER_SPECIFIC_VLAN,
4257 ETH_VLAN_FILTER_CLASSIFY,
4258 MAX_ETH_VLAN_FILTER_MODE
4263 * MAC filtering configuration command header
4265 struct mac_configuration_hdr {
4273 * MAC address in list for ramrod
4275 struct mac_configuration_entry {
4276 __le16 lsb_mac_addr;
4277 __le16 middle_mac_addr;
4278 __le16 msb_mac_addr;
4282 #define MAC_CONFIGURATION_ENTRY_ACTION_TYPE (0x1<<0)
4283 #define MAC_CONFIGURATION_ENTRY_ACTION_TYPE_SHIFT 0
4284 #define MAC_CONFIGURATION_ENTRY_RDMA_MAC (0x1<<1)
4285 #define MAC_CONFIGURATION_ENTRY_RDMA_MAC_SHIFT 1
4286 #define MAC_CONFIGURATION_ENTRY_VLAN_FILTERING_MODE (0x3<<2)
4287 #define MAC_CONFIGURATION_ENTRY_VLAN_FILTERING_MODE_SHIFT 2
4288 #define MAC_CONFIGURATION_ENTRY_OVERRIDE_VLAN_REMOVAL (0x1<<4)
4289 #define MAC_CONFIGURATION_ENTRY_OVERRIDE_VLAN_REMOVAL_SHIFT 4
4290 #define MAC_CONFIGURATION_ENTRY_BROADCAST (0x1<<5)
4291 #define MAC_CONFIGURATION_ENTRY_BROADCAST_SHIFT 5
4292 #define MAC_CONFIGURATION_ENTRY_RESERVED1 (0x3<<6)
4293 #define MAC_CONFIGURATION_ENTRY_RESERVED1_SHIFT 6
4295 __le32 clients_bit_vector;
4299 * MAC filtering configuration command
4301 struct mac_configuration_cmd {
4302 struct mac_configuration_hdr hdr;
4303 struct mac_configuration_entry config_table[64];
4308 * Set-MAC command type (in E1x)
4310 enum set_mac_action_type {
4311 T_ETH_MAC_COMMAND_INVALIDATE,
4312 T_ETH_MAC_COMMAND_SET,
4313 MAX_SET_MAC_ACTION_TYPE
4318 * Ethernet TPA Modes
4327 * tpa update ramrod data
4329 struct tpa_update_ramrod_data {
4334 u8 max_sges_for_packet;
4335 u8 complete_on_both_clients;
4336 u8 dont_verify_rings_pause_thr_flg;
4338 __le16 sge_buff_size;
4339 __le16 max_agg_size;
4340 __le32 sge_page_base_lo;
4341 __le32 sge_page_base_hi;
4342 __le16 sge_pause_thr_low;
4343 __le16 sge_pause_thr_high;
4348 * approximate-match multicast filtering for E1H per function in Tstorm
4350 struct tstorm_eth_approximate_match_multicast_filtering {
4351 u32 mcast_add_hash_bit_array[8];
4356 * Common configuration parameters per function in Tstorm
4358 struct tstorm_eth_function_common_config {
4359 __le16 config_flags;
4360 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY (0x1<<0)
4361 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY_SHIFT 0
4362 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY (0x1<<1)
4363 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY_SHIFT 1
4364 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY (0x1<<2)
4365 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY_SHIFT 2
4366 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY (0x1<<3)
4367 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY_SHIFT 3
4368 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_MODE (0x7<<4)
4369 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_MODE_SHIFT 4
4370 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_VLAN_FILTERING_ENABLE (0x1<<7)
4371 #define TSTORM_ETH_FUNCTION_COMMON_CONFIG_VLAN_FILTERING_ENABLE_SHIFT 7
4372 #define __TSTORM_ETH_FUNCTION_COMMON_CONFIG_RESERVED0 (0xFF<<8)
4373 #define __TSTORM_ETH_FUNCTION_COMMON_CONFIG_RESERVED0_SHIFT 8
4381 * MAC filtering configuration parameters per port in Tstorm
4383 struct tstorm_eth_mac_filter_config {
4384 __le32 ucast_drop_all;
4385 __le32 ucast_accept_all;
4386 __le32 mcast_drop_all;
4387 __le32 mcast_accept_all;
4388 __le32 bcast_accept_all;
4389 __le32 vlan_filter[2];
4390 __le32 unmatched_unicast;
4395 * tx only queue init ramrod data
4397 struct tx_queue_init_ramrod_data {
4398 struct client_init_general_data general;
4399 struct client_init_tx_data tx;
4404 * Three RX producers for ETH
4406 struct ustorm_eth_rx_producers {
4407 #if defined(__BIG_ENDIAN)
4410 #elif defined(__LITTLE_ENDIAN)
4414 #if defined(__BIG_ENDIAN)
4417 #elif defined(__LITTLE_ENDIAN)
4425 * FCoE RX statistics parameters section#0
4427 struct fcoe_rx_stat_params_section0 {
4428 __le32 fcoe_rx_pkt_cnt;
4429 __le32 fcoe_rx_byte_cnt;
4434 * FCoE RX statistics parameters section#1
4436 struct fcoe_rx_stat_params_section1 {
4437 __le32 fcoe_ver_cnt;
4438 __le32 fcoe_rx_drop_pkt_cnt;
4443 * FCoE RX statistics parameters section#2
4445 struct fcoe_rx_stat_params_section2 {
4447 __le32 eofa_del_cnt;
4448 __le32 miss_frame_cnt;
4449 __le32 seq_timeout_cnt;
4450 __le32 drop_seq_cnt;
4451 __le32 fcoe_rx_drop_pkt_cnt;
4452 __le32 fcp_rx_pkt_cnt;
4458 * FCoE TX statistics parameters
4460 struct fcoe_tx_stat_params {
4461 __le32 fcoe_tx_pkt_cnt;
4462 __le32 fcoe_tx_byte_cnt;
4463 __le32 fcp_tx_pkt_cnt;
4468 * FCoE statistics parameters
4470 struct fcoe_statistics_params {
4471 struct fcoe_tx_stat_params tx_stat;
4472 struct fcoe_rx_stat_params_section0 rx_stat0;
4473 struct fcoe_rx_stat_params_section1 rx_stat1;
4474 struct fcoe_rx_stat_params_section2 rx_stat2;
4479 * The data afex vif list ramrod need
4481 struct afex_vif_list_ramrod_data {
4482 u8 afex_vif_list_command;
4484 __le16 vif_list_index;
4492 * cfc delete event data
4494 struct cfc_del_event_data {
4502 * per-port SAFC demo variables
4504 struct cmng_flags_per_port {
4506 #define CMNG_FLAGS_PER_PORT_FAIRNESS_VN (0x1<<0)
4507 #define CMNG_FLAGS_PER_PORT_FAIRNESS_VN_SHIFT 0
4508 #define CMNG_FLAGS_PER_PORT_RATE_SHAPING_VN (0x1<<1)
4509 #define CMNG_FLAGS_PER_PORT_RATE_SHAPING_VN_SHIFT 1
4510 #define CMNG_FLAGS_PER_PORT_FAIRNESS_COS (0x1<<2)
4511 #define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_SHIFT 2
4512 #define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_MODE (0x1<<3)
4513 #define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_MODE_SHIFT 3
4514 #define __CMNG_FLAGS_PER_PORT_RESERVED0 (0xFFFFFFF<<4)
4515 #define __CMNG_FLAGS_PER_PORT_RESERVED0_SHIFT 4
4521 * per-port rate shaping variables
4523 struct rate_shaping_vars_per_port {
4524 u32 rs_periodic_timeout;
4529 * per-port fairness variables
4531 struct fairness_vars_per_port {
4534 u32 fairness_timeout;
4539 * per-port SAFC variables
4541 struct safc_struct_per_port {
4542 #if defined(__BIG_ENDIAN)
4545 u8 safc_timeout_usec;
4546 #elif defined(__LITTLE_ENDIAN)
4547 u8 safc_timeout_usec;
4551 u8 cos_to_traffic_types[MAX_COS_NUMBER];
4552 u16 cos_to_pause_mask[NUM_OF_SAFC_BITS];
4556 * Per-port congestion management variables
4558 struct cmng_struct_per_port {
4559 struct rate_shaping_vars_per_port rs_vars;
4560 struct fairness_vars_per_port fair_vars;
4561 struct safc_struct_per_port safc_vars;
4562 struct cmng_flags_per_port flags;
4566 * a single rate shaping counter. can be used as protocol or vnic counter
4568 struct rate_shaping_counter {
4570 #if defined(__BIG_ENDIAN)
4573 #elif defined(__LITTLE_ENDIAN)
4580 * per-vnic rate shaping variables
4582 struct rate_shaping_vars_per_vn {
4583 struct rate_shaping_counter vn_counter;
4587 * per-vnic fairness variables
4589 struct fairness_vars_per_vn {
4590 u32 cos_credit_delta[MAX_COS_NUMBER];
4591 u32 vn_credit_delta;
4596 * cmng port init state
4599 struct rate_shaping_vars_per_vn vnic_max_rate[4];
4600 struct fairness_vars_per_vn vnic_min_rate[4];
4604 * cmng port init state
4607 struct cmng_struct_per_port port;
4608 struct cmng_vnic vnic;
4613 * driver parameters for congestion management init, all rates are in Mbps
4615 struct cmng_init_input {
4617 u16 vnic_min_rate[4];
4618 u16 vnic_max_rate[4];
4619 u16 cos_min_rate[MAX_COS_NUMBER];
4620 u16 cos_to_pause_mask[MAX_COS_NUMBER];
4621 struct cmng_flags_per_port flags;
4626 * Protocol-common command ID for slow path elements
4628 enum common_spqe_cmd_id {
4629 RAMROD_CMD_ID_COMMON_UNUSED,
4630 RAMROD_CMD_ID_COMMON_FUNCTION_START,
4631 RAMROD_CMD_ID_COMMON_FUNCTION_STOP,
4632 RAMROD_CMD_ID_COMMON_FUNCTION_UPDATE,
4633 RAMROD_CMD_ID_COMMON_CFC_DEL,
4634 RAMROD_CMD_ID_COMMON_CFC_DEL_WB,
4635 RAMROD_CMD_ID_COMMON_STAT_QUERY,
4636 RAMROD_CMD_ID_COMMON_STOP_TRAFFIC,
4637 RAMROD_CMD_ID_COMMON_START_TRAFFIC,
4638 RAMROD_CMD_ID_COMMON_AFEX_VIF_LISTS,
4639 MAX_COMMON_SPQE_CMD_ID
4644 * Per-protocol connection types
4646 enum connection_type {
4647 ETH_CONNECTION_TYPE,
4648 TOE_CONNECTION_TYPE,
4649 RDMA_CONNECTION_TYPE,
4650 ISCSI_CONNECTION_TYPE,
4651 FCOE_CONNECTION_TYPE,
4652 RESERVED_CONNECTION_TYPE_0,
4653 RESERVED_CONNECTION_TYPE_1,
4654 RESERVED_CONNECTION_TYPE_2,
4655 NONE_CONNECTION_TYPE,
4672 * Dynamic HC counters set by the driver
4674 struct hc_dynamic_drv_counter {
4675 u32 val[HC_SB_MAX_DYNAMIC_INDICES];
4679 * zone A per-queue data
4681 struct cstorm_queue_zone_data {
4682 struct hc_dynamic_drv_counter hc_dyn_drv_cnt;
4683 struct regpair reserved[2];
4688 * Vf-PF channel data in cstorm ram (non-triggered zone)
4690 struct vf_pf_channel_zone_data {
4696 * zone for VF non-triggered data
4698 struct non_trigger_vf_zone {
4699 struct vf_pf_channel_zone_data vf_pf_channel;
4703 * Vf-PF channel trigger zone in cstorm ram
4705 struct vf_pf_channel_zone_trigger {
4710 * zone that triggers the in-bound interrupt
4712 struct trigger_vf_zone {
4713 #if defined(__BIG_ENDIAN)
4716 struct vf_pf_channel_zone_trigger vf_pf_channel;
4717 #elif defined(__LITTLE_ENDIAN)
4718 struct vf_pf_channel_zone_trigger vf_pf_channel;
4726 * zone B per-VF data
4728 struct cstorm_vf_zone_data {
4729 struct non_trigger_vf_zone non_trigger;
4730 struct trigger_vf_zone trigger;
4735 * Dynamic host coalescing init parameters, per state machine
4737 struct dynamic_hc_sm_config {
4739 u8 shift_per_protocol[HC_SB_MAX_DYNAMIC_INDICES];
4740 u8 hc_timeout0[HC_SB_MAX_DYNAMIC_INDICES];
4741 u8 hc_timeout1[HC_SB_MAX_DYNAMIC_INDICES];
4742 u8 hc_timeout2[HC_SB_MAX_DYNAMIC_INDICES];
4743 u8 hc_timeout3[HC_SB_MAX_DYNAMIC_INDICES];
4747 * Dynamic host coalescing init parameters
4749 struct dynamic_hc_config {
4750 struct dynamic_hc_sm_config sm_config[HC_SB_MAX_SM];
4754 struct e2_integ_data {
4755 #if defined(__BIG_ENDIAN)
4757 #define E2_INTEG_DATA_TESTING_EN (0x1<<0)
4758 #define E2_INTEG_DATA_TESTING_EN_SHIFT 0
4759 #define E2_INTEG_DATA_LB_TX (0x1<<1)
4760 #define E2_INTEG_DATA_LB_TX_SHIFT 1
4761 #define E2_INTEG_DATA_COS_TX (0x1<<2)
4762 #define E2_INTEG_DATA_COS_TX_SHIFT 2
4763 #define E2_INTEG_DATA_OPPORTUNISTICQM (0x1<<3)
4764 #define E2_INTEG_DATA_OPPORTUNISTICQM_SHIFT 3
4765 #define E2_INTEG_DATA_DPMTESTRELEASEDQ (0x1<<4)
4766 #define E2_INTEG_DATA_DPMTESTRELEASEDQ_SHIFT 4
4767 #define E2_INTEG_DATA_RESERVED (0x7<<5)
4768 #define E2_INTEG_DATA_RESERVED_SHIFT 5
4772 #elif defined(__LITTLE_ENDIAN)
4777 #define E2_INTEG_DATA_TESTING_EN (0x1<<0)
4778 #define E2_INTEG_DATA_TESTING_EN_SHIFT 0
4779 #define E2_INTEG_DATA_LB_TX (0x1<<1)
4780 #define E2_INTEG_DATA_LB_TX_SHIFT 1
4781 #define E2_INTEG_DATA_COS_TX (0x1<<2)
4782 #define E2_INTEG_DATA_COS_TX_SHIFT 2
4783 #define E2_INTEG_DATA_OPPORTUNISTICQM (0x1<<3)
4784 #define E2_INTEG_DATA_OPPORTUNISTICQM_SHIFT 3
4785 #define E2_INTEG_DATA_DPMTESTRELEASEDQ (0x1<<4)
4786 #define E2_INTEG_DATA_DPMTESTRELEASEDQ_SHIFT 4
4787 #define E2_INTEG_DATA_RESERVED (0x7<<5)
4788 #define E2_INTEG_DATA_RESERVED_SHIFT 5
4790 #if defined(__BIG_ENDIAN)
4794 #elif defined(__LITTLE_ENDIAN)
4803 * set mac event data
4805 struct eth_event_data {
4815 struct vf_pf_event_data {
4826 struct vf_flr_event_data {
4835 * malicious VF event data
4837 struct malicious_vf_event_data {
4846 * vif list event data
4848 struct vif_list_event_data {
4856 /* function update event data */
4857 struct function_update_event_data {
4866 /* union for all event ring message types */
4868 struct vf_pf_event_data vf_pf_event;
4869 struct eth_event_data eth_event;
4870 struct cfc_del_event_data cfc_del_event;
4871 struct vf_flr_event_data vf_flr_event;
4872 struct malicious_vf_event_data malicious_vf_event;
4873 struct vif_list_event_data vif_list_event;
4874 struct function_update_event_data function_update_event;
4879 * per PF event ring data
4881 struct event_ring_data {
4882 struct regpair base_addr;
4883 #if defined(__BIG_ENDIAN)
4887 #elif defined(__LITTLE_ENDIAN)
4897 * event ring message element (each element is 128 bits)
4899 struct event_ring_msg {
4903 union event_data data;
4907 * event ring next page element (128 bits)
4909 struct event_ring_next {
4910 struct regpair addr;
4915 * union for event ring element types (each element is 128 bits)
4917 union event_ring_elem {
4918 struct event_ring_msg message;
4919 struct event_ring_next next_page;
4924 * Common event ring opcodes
4926 enum event_ring_opcode {
4927 EVENT_RING_OPCODE_VF_PF_CHANNEL,
4928 EVENT_RING_OPCODE_FUNCTION_START,
4929 EVENT_RING_OPCODE_FUNCTION_STOP,
4930 EVENT_RING_OPCODE_CFC_DEL,
4931 EVENT_RING_OPCODE_CFC_DEL_WB,
4932 EVENT_RING_OPCODE_STAT_QUERY,
4933 EVENT_RING_OPCODE_STOP_TRAFFIC,
4934 EVENT_RING_OPCODE_START_TRAFFIC,
4935 EVENT_RING_OPCODE_VF_FLR,
4936 EVENT_RING_OPCODE_MALICIOUS_VF,
4937 EVENT_RING_OPCODE_FORWARD_SETUP,
4938 EVENT_RING_OPCODE_RSS_UPDATE_RULES,
4939 EVENT_RING_OPCODE_FUNCTION_UPDATE,
4940 EVENT_RING_OPCODE_AFEX_VIF_LISTS,
4941 EVENT_RING_OPCODE_SET_MAC,
4942 EVENT_RING_OPCODE_CLASSIFICATION_RULES,
4943 EVENT_RING_OPCODE_FILTERS_RULES,
4944 EVENT_RING_OPCODE_MULTICAST_RULES,
4945 MAX_EVENT_RING_OPCODE
4950 * Modes for fairness algorithm
4952 enum fairness_mode {
4953 FAIRNESS_COS_WRR_MODE,
4954 FAIRNESS_COS_ETS_MODE,
4962 struct priority_cos {
4969 * The data for flow control configuration
4971 struct flow_control_configuration {
4972 struct priority_cos traffic_type_to_priority_cos[MAX_TRAFFIC_TYPES];
4975 u8 dont_add_pri_0_en;
4984 struct function_start_data {
4990 u8 network_cos_mode;
4994 struct function_update_data {
4995 u8 vif_id_change_flg;
4996 u8 afex_default_vlan_change_flg;
4997 u8 allowed_priorities_change_flg;
4998 u8 network_cos_mode_change_flg;
5000 __le16 afex_default_vlan;
5001 u8 allowed_priorities;
5002 u8 network_cos_mode;
5004 u8 tx_switch_suspend_change_flg;
5005 u8 tx_switch_suspend;
5012 * FW version stored in the Xstorm RAM
5015 #if defined(__BIG_ENDIAN)
5020 #elif defined(__LITTLE_ENDIAN)
5027 #define FW_VERSION_OPTIMIZED (0x1<<0)
5028 #define FW_VERSION_OPTIMIZED_SHIFT 0
5029 #define FW_VERSION_BIG_ENDIEN (0x1<<1)
5030 #define FW_VERSION_BIG_ENDIEN_SHIFT 1
5031 #define FW_VERSION_CHIP_VERSION (0x3<<2)
5032 #define FW_VERSION_CHIP_VERSION_SHIFT 2
5033 #define __FW_VERSION_RESERVED (0xFFFFFFF<<4)
5034 #define __FW_VERSION_RESERVED_SHIFT 4
5039 * Dynamic Host-Coalescing - Driver(host) counters
5041 struct hc_dynamic_sb_drv_counters {
5042 u32 dynamic_hc_drv_counter[HC_SB_MAX_DYNAMIC_INDICES];
5047 * 2 bytes. configuration/state parameters for a single protocol index
5049 struct hc_index_data {
5050 #if defined(__BIG_ENDIAN)
5052 #define HC_INDEX_DATA_SM_ID (0x1<<0)
5053 #define HC_INDEX_DATA_SM_ID_SHIFT 0
5054 #define HC_INDEX_DATA_HC_ENABLED (0x1<<1)
5055 #define HC_INDEX_DATA_HC_ENABLED_SHIFT 1
5056 #define HC_INDEX_DATA_DYNAMIC_HC_ENABLED (0x1<<2)
5057 #define HC_INDEX_DATA_DYNAMIC_HC_ENABLED_SHIFT 2
5058 #define HC_INDEX_DATA_RESERVE (0x1F<<3)
5059 #define HC_INDEX_DATA_RESERVE_SHIFT 3
5061 #elif defined(__LITTLE_ENDIAN)
5064 #define HC_INDEX_DATA_SM_ID (0x1<<0)
5065 #define HC_INDEX_DATA_SM_ID_SHIFT 0
5066 #define HC_INDEX_DATA_HC_ENABLED (0x1<<1)
5067 #define HC_INDEX_DATA_HC_ENABLED_SHIFT 1
5068 #define HC_INDEX_DATA_DYNAMIC_HC_ENABLED (0x1<<2)
5069 #define HC_INDEX_DATA_DYNAMIC_HC_ENABLED_SHIFT 2
5070 #define HC_INDEX_DATA_RESERVE (0x1F<<3)
5071 #define HC_INDEX_DATA_RESERVE_SHIFT 3
5079 struct hc_status_block_sm {
5080 #if defined(__BIG_ENDIAN)
5085 #elif defined(__LITTLE_ENDIAN)
5095 * hold PCI identification variables- used in various places in firmware
5098 #if defined(__BIG_ENDIAN)
5103 #elif defined(__LITTLE_ENDIAN)
5112 * The fast-path status block meta-data, common to all chips
5115 struct regpair host_sb_addr;
5116 struct hc_status_block_sm state_machine[HC_SB_MAX_SM];
5117 struct pci_entity p_func;
5118 #if defined(__BIG_ENDIAN)
5123 #elif defined(__LITTLE_ENDIAN)
5129 struct regpair rsrv1[2];
5134 * Segment types for host coaslescing
5144 * The fast-path status block meta-data
5146 struct hc_sp_status_block_data {
5147 struct regpair host_sb_addr;
5148 #if defined(__BIG_ENDIAN)
5153 #elif defined(__LITTLE_ENDIAN)
5159 struct pci_entity p_func;
5164 * The fast-path status block meta-data
5166 struct hc_status_block_data_e1x {
5167 struct hc_index_data index_data[HC_SB_MAX_INDICES_E1X];
5168 struct hc_sb_data common;
5173 * The fast-path status block meta-data
5175 struct hc_status_block_data_e2 {
5176 struct hc_index_data index_data[HC_SB_MAX_INDICES_E2];
5177 struct hc_sb_data common;
5182 * IGU block operartion modes (in Everest2)
5202 * Multi-function modes
5208 MULTI_FUNCTION_AFEX,
5213 * Protocol-common statistics collected by the Tstorm (per pf)
5215 struct tstorm_per_pf_stats {
5216 struct regpair rcv_error_bytes;
5222 struct per_pf_stats {
5223 struct tstorm_per_pf_stats tstorm_pf_statistics;
5228 * Protocol-common statistics collected by the Tstorm (per port)
5230 struct tstorm_per_port_stats {
5232 __le32 mac_filter_discard;
5233 __le32 brb_truncate_discard;
5234 __le32 mf_tag_discard;
5242 struct per_port_stats {
5243 struct tstorm_per_port_stats tstorm_port_statistics;
5248 * Protocol-common statistics collected by the Tstorm (per client)
5250 struct tstorm_per_queue_stats {
5251 struct regpair rcv_ucast_bytes;
5252 __le32 rcv_ucast_pkts;
5253 __le32 checksum_discard;
5254 struct regpair rcv_bcast_bytes;
5255 __le32 rcv_bcast_pkts;
5256 __le32 pkts_too_big_discard;
5257 struct regpair rcv_mcast_bytes;
5258 __le32 rcv_mcast_pkts;
5259 __le32 ttl0_discard;
5260 __le16 no_buff_discard;
5266 * Protocol-common statistics collected by the Ustorm (per client)
5268 struct ustorm_per_queue_stats {
5269 struct regpair ucast_no_buff_bytes;
5270 struct regpair mcast_no_buff_bytes;
5271 struct regpair bcast_no_buff_bytes;
5272 __le32 ucast_no_buff_pkts;
5273 __le32 mcast_no_buff_pkts;
5274 __le32 bcast_no_buff_pkts;
5275 __le32 coalesced_pkts;
5276 struct regpair coalesced_bytes;
5277 __le32 coalesced_events;
5278 __le32 coalesced_aborts;
5282 * Protocol-common statistics collected by the Xstorm (per client)
5284 struct xstorm_per_queue_stats {
5285 struct regpair ucast_bytes_sent;
5286 struct regpair mcast_bytes_sent;
5287 struct regpair bcast_bytes_sent;
5288 __le32 ucast_pkts_sent;
5289 __le32 mcast_pkts_sent;
5290 __le32 bcast_pkts_sent;
5291 __le32 error_drop_pkts;
5297 struct per_queue_stats {
5298 struct tstorm_per_queue_stats tstorm_queue_statistics;
5299 struct ustorm_per_queue_stats ustorm_queue_statistics;
5300 struct xstorm_per_queue_stats xstorm_queue_statistics;
5305 * FW version stored in first line of pram
5307 struct pram_fw_version {
5313 #define PRAM_FW_VERSION_OPTIMIZED (0x1<<0)
5314 #define PRAM_FW_VERSION_OPTIMIZED_SHIFT 0
5315 #define PRAM_FW_VERSION_STORM_ID (0x3<<1)
5316 #define PRAM_FW_VERSION_STORM_ID_SHIFT 1
5317 #define PRAM_FW_VERSION_BIG_ENDIEN (0x1<<3)
5318 #define PRAM_FW_VERSION_BIG_ENDIEN_SHIFT 3
5319 #define PRAM_FW_VERSION_CHIP_VERSION (0x3<<4)
5320 #define PRAM_FW_VERSION_CHIP_VERSION_SHIFT 4
5321 #define __PRAM_FW_VERSION_RESERVED0 (0x3<<6)
5322 #define __PRAM_FW_VERSION_RESERVED0_SHIFT 6
5327 * Ethernet slow path element
5329 union protocol_common_specific_data {
5330 u8 protocol_data[8];
5331 struct regpair phy_address;
5332 struct regpair mac_config_addr;
5333 struct afex_vif_list_ramrod_data afex_vif_list_data;
5337 * The send queue element
5339 struct protocol_common_spe {
5341 union protocol_common_specific_data data;
5346 * The send queue element
5348 struct slow_path_element {
5350 struct regpair protocol_data;
5355 * Protocol-common statistics counter
5357 struct stats_counter {
5358 __le16 xstats_counter;
5361 __le16 tstats_counter;
5364 __le16 ustats_counter;
5367 __le16 cstats_counter;
5376 struct stats_query_entry {
5381 struct regpair address;
5387 struct stats_query_cmd_group {
5388 struct stats_query_entry query[STATS_QUERY_CMD_COUNT];
5393 * statistic command header
5395 struct stats_query_header {
5398 __le16 drv_stats_counter;
5400 struct regpair stats_counters_addrs;
5405 * Types of statistcis query entry
5407 enum stats_query_type {
5413 MAX_STATS_QUERY_TYPE
5418 * Indicate of the function status block state
5420 enum status_block_state {
5424 MAX_STATUS_BLOCK_STATE
5429 * Storm IDs (including attentions for IGU related enums)
5442 * Taffic types used in ETS and flow control algorithms
5445 LLFC_TRAFFIC_TYPE_NW,
5446 LLFC_TRAFFIC_TYPE_FCOE,
5447 LLFC_TRAFFIC_TYPE_ISCSI,
5453 * zone A per-queue data
5455 struct tstorm_queue_zone_data {
5456 struct regpair reserved[4];
5461 * zone B per-VF data
5463 struct tstorm_vf_zone_data {
5464 struct regpair reserved;
5469 * zone A per-queue data
5471 struct ustorm_queue_zone_data {
5472 struct ustorm_eth_rx_producers eth_rx_producers;
5473 struct regpair reserved[3];
5478 * zone B per-VF data
5480 struct ustorm_vf_zone_data {
5481 struct regpair reserved;
5486 * data per VF-PF channel
5488 struct vf_pf_channel_data {
5489 #if defined(__BIG_ENDIAN)
5493 #elif defined(__LITTLE_ENDIAN)
5503 * State of VF-PF channel
5505 enum vf_pf_channel_state {
5506 VF_PF_CHANNEL_STATE_READY,
5507 VF_PF_CHANNEL_STATE_WAITING_FOR_ACK,
5508 MAX_VF_PF_CHANNEL_STATE
5513 * vif_list_rule_kind
5515 enum vif_list_rule_kind {
5518 VIF_LIST_RULE_CLEAR_ALL,
5519 VIF_LIST_RULE_CLEAR_FUNC,
5520 MAX_VIF_LIST_RULE_KIND
5525 * zone A per-queue data
5527 struct xstorm_queue_zone_data {
5528 struct regpair reserved[4];
5533 * zone B per-VF data
5535 struct xstorm_vf_zone_data {
5536 struct regpair reserved;
5539 #endif /* BNX2X_HSI_H */
projects / ~andy / linux / blob