2 * Copyright 2013 Red Hat Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
33 #define NV_PPWR_INTR_TRIGGER 0x0000
34 #define NV_PPWR_INTR_TRIGGER_USER1 0x00000080
35 #define NV_PPWR_INTR_TRIGGER_USER0 0x00000040
36 #define NV_PPWR_INTR_ACK 0x0004
37 #define NV_PPWR_INTR_ACK_SUBINTR 0x00000800
38 #define NV_PPWR_INTR_ACK_WATCHDOG 0x00000002
39 #define NV_PPWR_INTR 0x0008
40 #define NV_PPWR_INTR_SUBINTR 0x00000800
41 #define NV_PPWR_INTR_USER1 0x00000080
42 #define NV_PPWR_INTR_USER0 0x00000040
43 #define NV_PPWR_INTR_PAUSE 0x00000020
44 #define NV_PPWR_INTR_WATCHDOG 0x00000002
45 #define NV_PPWR_INTR_EN_SET 0x0010
46 #define NV_PPWR_INTR_EN_SET_SUBINTR 0x00000800
47 #define NV_PPWR_INTR_EN_SET_WATCHDOG 0x00000002
48 #define NV_PPWR_INTR_EN_CLR 0x0014
49 #define NV_PPWR_INTR_EN_CLR_MASK /* fuck i hate envyas */ -1
50 #define NV_PPWR_INTR_ROUTE 0x001c
51 #define NV_PPWR_TIMER_LOW 0x002c
52 #define NV_PPWR_WATCHDOG_TIME 0x0034
53 #define NV_PPWR_WATCHDOG_ENABLE 0x0038
54 #define NV_PPWR_CAPS 0x0108
55 #define NV_PPWR_UAS_CONFIG 0x0164
56 #define NV_PPWR_UAS_CONFIG_ENABLE 0x00010000
57 #if NVKM_PPWR_CHIPSET >= GK208
58 #define NV_PPWR_DSCRATCH(i) (4 * (i) + 0x0450)
60 #define NV_PPWR_FIFO_PUT(i) (4 * (i) + 0x04a0)
61 #define NV_PPWR_FIFO_GET(i) (4 * (i) + 0x04b0)
62 #define NV_PPWR_FIFO_INTR 0x04c0
63 #define NV_PPWR_FIFO_INTR_EN 0x04c4
64 #define NV_PPWR_RFIFO_PUT 0x04c8
65 #define NV_PPWR_RFIFO_GET 0x04cc
66 #define NV_PPWR_H2D 0x04d0
67 #define NV_PPWR_D2H 0x04dc
68 #if NVKM_PPWR_CHIPSET < GK208
69 #define NV_PPWR_DSCRATCH(i) (4 * (i) + 0x05d0)
71 #define NV_PPWR_SUBINTR 0x0688
72 #define NV_PPWR_SUBINTR_FIFO 0x00000002
73 #define NV_PPWR_MMIO_ADDR 0x07a0
74 #define NV_PPWR_MMIO_DATA 0x07a4
75 #define NV_PPWR_MMIO_CTRL 0x07ac
76 #define NV_PPWR_MMIO_CTRL_TRIGGER 0x00010000
77 #define NV_PPWR_MMIO_CTRL_STATUS 0x00007000
78 #define NV_PPWR_MMIO_CTRL_STATUS_IDLE 0x00000000
79 #define NV_PPWR_MMIO_CTRL_MASK 0x000000f0
80 #define NV_PPWR_MMIO_CTRL_MASK_B32_0 0x000000f0
81 #define NV_PPWR_MMIO_CTRL_OP 0x00000003
82 #define NV_PPWR_MMIO_CTRL_OP_RD 0x00000001
83 #define NV_PPWR_MMIO_CTRL_OP_WR 0x00000002
84 #define NV_PPWR_OUTPUT 0x07c0
85 #define NV_PPWR_OUTPUT_FB_PAUSE 0x00000004
86 #define NV_PPWR_OUTPUT_SET 0x07e0
87 #define NV_PPWR_OUTPUT_SET_FB_PAUSE 0x00000004
88 #define NV_PPWR_OUTPUT_CLR 0x07e4
89 #define NV_PPWR_OUTPUT_CLR_FB_PAUSE 0x00000004
91 // Inter-process message format
92 .equ #msg_process 0x00 /* send() target, recv() sender */
93 .equ #msg_message 0x04
98 #define KMSG_FIFO 0x00000000
99 #define KMSG_ALARM 0x00000001
101 // Process message queue description
102 .equ #proc_qlen 4 // log2(size of queue entry in bytes)
103 .equ #proc_qnum 2 // log2(max number of entries in queue)
104 .equ #proc_qmaskb (1 << #proc_qnum) // max number of entries in queue
105 .equ #proc_qmaskp (#proc_qmaskb - 1)
106 .equ #proc_qmaskf ((#proc_qmaskb << 1) - 1)
107 .equ #proc_qsize (1 << (#proc_qlen + #proc_qnum))
109 // Process table entry
116 .equ #proc_queue 0x18
117 .equ #proc_size (0x18 + #proc_qsize)
119 #define process(id,init,recv) /*
128 #ifndef NVKM_FALCON_UNSHIFTED_IO
129 #define nv_iord(reg,ior) /*
132 */ iord reg I[reg + 0x000]
134 #define nv_iord(reg,ior) /*
136 */ iord reg I[reg + 0x000]
139 #ifndef NVKM_FALCON_UNSHIFTED_IO
140 #define nv_iowr(ior,reg) /*
143 */ iowr I[$r0 + 0x000] reg /*
146 #define nv_iowr(ior,reg) /*
148 */ iowr I[$r0 + 0x000] reg /*
152 #ifndef NVKM_FALCON_UNSHIFTED_IO
153 #define nv_iowrs(ior,reg) /*
156 */ iowrs I[$r0 + 0x000] reg /*
159 #define nv_iowrs(ior,reg) /*
161 */ iowrs I[$r0 + 0x000] reg /*
167 #ifndef NVKM_FALCON_PC24
168 #define call(a) call fn(hash)a
170 #define call(a) lcall fn(hash)a
173 #ifndef NVKM_FALCON_MMIO_UAS
174 #define nv_rd32(reg,addr) /*
175 */ mov b32 $r14 addr /*
179 #define nv_rd32(reg,addr) /*
180 */ sethi $r0 0x14000000 /*
182 */ ld b32 reg D[$r0] /*
186 #if !defined(NVKM_FALCON_MMIO_UAS) || defined(NVKM_FALCON_MMIO_TRAP)
187 #define nv_wr32(addr,reg) /*
194 #define nv_wr32(addr,reg) /*
195 */ sethi $r0 0x14000000 /*
197 */ st b32 D[$r0] reg /*