Pileus Git - ~andy/linux/blob - drivers/gpu/drm/nouveau/core/engine/disp/nv50.c

   1 /*
   2  * Copyright 2012 Red Hat Inc.
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice shall be included in
  12  * all copies or substantial portions of the Software.
  13  *
  14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20  * OTHER DEALINGS IN THE SOFTWARE.
  21  *
  22  * Authors: Ben Skeggs
  23  */
  24
  25 #include <core/object.h>
  26 #include <core/parent.h>
  27 #include <core/handle.h>
  28 #include <core/class.h>
  29
  30 #include <engine/disp.h>
  31
  32 #include <subdev/bios.h>
  33 #include <subdev/bios/dcb.h>
  34 #include <subdev/bios/disp.h>
  35 #include <subdev/bios/init.h>
  36 #include <subdev/bios/pll.h>
  37 #include <subdev/timer.h>
  38 #include <subdev/fb.h>
  39 #include <subdev/clock.h>
  40
  41 #include "nv50.h"
  42
  43 /*******************************************************************************
  44  * EVO channel base class
  45  ******************************************************************************/
  46
  47 int
  48 nv50_disp_chan_create_(struct nouveau_object *parent,
  49                        struct nouveau_object *engine,
  50                        struct nouveau_oclass *oclass, int chid,
  51                        int length, void **pobject)
  52 {
  53         struct nv50_disp_base *base = (void *)parent;
  54         struct nv50_disp_chan *chan;
  55         int ret;
  56
  57         if (base->chan & (1 << chid))
  58                 return -EBUSY;
  59         base->chan |= (1 << chid);
  60
  61         ret = nouveau_namedb_create_(parent, engine, oclass, 0, NULL,
  62                                      (1ULL << NVDEV_ENGINE_DMAOBJ),
  63                                      length, pobject);
  64         chan = *pobject;
  65         if (ret)
  66                 return ret;
  67
  68         chan->chid = chid;
  69         return 0;
  70 }
  71
  72 void
  73 nv50_disp_chan_destroy(struct nv50_disp_chan *chan)
  74 {
  75         struct nv50_disp_base *base = (void *)nv_object(chan)->parent;
  76         base->chan &= ~(1 << chan->chid);
  77         nouveau_namedb_destroy(&chan->base);
  78 }
  79
  80 u32
  81 nv50_disp_chan_rd32(struct nouveau_object *object, u64 addr)
  82 {
  83         struct nv50_disp_priv *priv = (void *)object->engine;
  84         struct nv50_disp_chan *chan = (void *)object;
  85         return nv_rd32(priv, 0x640000 + (chan->chid * 0x1000) + addr);
  86 }
  87
  88 void
  89 nv50_disp_chan_wr32(struct nouveau_object *object, u64 addr, u32 data)
  90 {
  91         struct nv50_disp_priv *priv = (void *)object->engine;
  92         struct nv50_disp_chan *chan = (void *)object;
  93         nv_wr32(priv, 0x640000 + (chan->chid * 0x1000) + addr, data);
  94 }
  95
  96 /*******************************************************************************
  97  * EVO DMA channel base class
  98  ******************************************************************************/
  99
 100 static int
 101 nv50_disp_dmac_object_attach(struct nouveau_object *parent,
 102                              struct nouveau_object *object, u32 name)
 103 {
 104         struct nv50_disp_base *base = (void *)parent->parent;
 105         struct nv50_disp_chan *chan = (void *)parent;
 106         u32 addr = nv_gpuobj(object)->node->offset;
 107         u32 chid = chan->chid;
 108         u32 data = (chid << 28) | (addr << 10) | chid;
 109         return nouveau_ramht_insert(base->ramht, chid, name, data);
 110 }
 111
 112 static void
 113 nv50_disp_dmac_object_detach(struct nouveau_object *parent, int cookie)
 114 {
 115         struct nv50_disp_base *base = (void *)parent->parent;
 116         nouveau_ramht_remove(base->ramht, cookie);
 117 }
 118
 119 int
 120 nv50_disp_dmac_create_(struct nouveau_object *parent,
 121                        struct nouveau_object *engine,
 122                        struct nouveau_oclass *oclass, u32 pushbuf, int chid,
 123                        int length, void **pobject)
 124 {
 125         struct nv50_disp_dmac *dmac;
 126         int ret;
 127
 128         ret = nv50_disp_chan_create_(parent, engine, oclass, chid,
 129                                      length, pobject);
 130         dmac = *pobject;
 131         if (ret)
 132                 return ret;
 133
 134         dmac->pushdma = (void *)nouveau_handle_ref(parent, pushbuf);
 135         if (!dmac->pushdma)
 136                 return -ENOENT;
 137
 138         switch (nv_mclass(dmac->pushdma)) {
 139         case 0x0002:
 140         case 0x003d:
 141                 if (dmac->pushdma->limit - dmac->pushdma->start != 0xfff)
 142                         return -EINVAL;
 143
 144                 switch (dmac->pushdma->target) {
 145                 case NV_MEM_TARGET_VRAM:
 146                         dmac->push = 0x00000000 | dmac->pushdma->start >> 8;
 147                         break;
 148                 case NV_MEM_TARGET_PCI_NOSNOOP:
 149                         dmac->push = 0x00000003 | dmac->pushdma->start >> 8;
 150                         break;
 151                 default:
 152                         return -EINVAL;
 153                 }
 154                 break;
 155         default:
 156                 return -EINVAL;
 157         }
 158
 159         return 0;
 160 }
 161
 162 void
 163 nv50_disp_dmac_dtor(struct nouveau_object *object)
 164 {
 165         struct nv50_disp_dmac *dmac = (void *)object;
 166         nouveau_object_ref(NULL, (struct nouveau_object **)&dmac->pushdma);
 167         nv50_disp_chan_destroy(&dmac->base);
 168 }
 169
 170 static int
 171 nv50_disp_dmac_init(struct nouveau_object *object)
 172 {
 173         struct nv50_disp_priv *priv = (void *)object->engine;
 174         struct nv50_disp_dmac *dmac = (void *)object;
 175         int chid = dmac->base.chid;
 176         int ret;
 177
 178         ret = nv50_disp_chan_init(&dmac->base);
 179         if (ret)
 180                 return ret;
 181
 182         /* enable error reporting */
 183         nv_mask(priv, 0x610028, 0x00010001 << chid, 0x00010001 << chid);
 184
 185         /* initialise channel for dma command submission */
 186         nv_wr32(priv, 0x610204 + (chid * 0x0010), dmac->push);
 187         nv_wr32(priv, 0x610208 + (chid * 0x0010), 0x00010000);
 188         nv_wr32(priv, 0x61020c + (chid * 0x0010), chid);
 189         nv_mask(priv, 0x610200 + (chid * 0x0010), 0x00000010, 0x00000010);
 190         nv_wr32(priv, 0x640000 + (chid * 0x1000), 0x00000000);
 191         nv_wr32(priv, 0x610200 + (chid * 0x0010), 0x00000013);
 192
 193         /* wait for it to go inactive */
 194         if (!nv_wait(priv, 0x610200 + (chid * 0x10), 0x80000000, 0x00000000)) {
 195                 nv_error(dmac, "init timeout, 0x%08x\n",
 196                          nv_rd32(priv, 0x610200 + (chid * 0x10)));
 197                 return -EBUSY;
 198         }
 199
 200         return 0;
 201 }
 202
 203 static int
 204 nv50_disp_dmac_fini(struct nouveau_object *object, bool suspend)
 205 {
 206         struct nv50_disp_priv *priv = (void *)object->engine;
 207         struct nv50_disp_dmac *dmac = (void *)object;
 208         int chid = dmac->base.chid;
 209
 210         /* deactivate channel */
 211         nv_mask(priv, 0x610200 + (chid * 0x0010), 0x00001010, 0x00001000);
 212         nv_mask(priv, 0x610200 + (chid * 0x0010), 0x00000003, 0x00000000);
 213         if (!nv_wait(priv, 0x610200 + (chid * 0x10), 0x001e0000, 0x00000000)) {
 214                 nv_error(dmac, "fini timeout, 0x%08x\n",
 215                          nv_rd32(priv, 0x610200 + (chid * 0x10)));
 216                 if (suspend)
 217                         return -EBUSY;
 218         }
 219
 220         /* disable error reporting */
 221         nv_mask(priv, 0x610028, 0x00010001 << chid, 0x00000000 << chid);
 222
 223         return nv50_disp_chan_fini(&dmac->base, suspend);
 224 }
 225
 226 /*******************************************************************************
 227  * EVO master channel object
 228  ******************************************************************************/
 229
 230 static int
 231 nv50_disp_mast_ctor(struct nouveau_object *parent,
 232                     struct nouveau_object *engine,
 233                     struct nouveau_oclass *oclass, void *data, u32 size,
 234                     struct nouveau_object **pobject)
 235 {
 236         struct nv50_display_mast_class *args = data;
 237         struct nv50_disp_dmac *mast;
 238         int ret;
 239
 240         if (size < sizeof(*args))
 241                 return -EINVAL;
 242
 243         ret = nv50_disp_dmac_create_(parent, engine, oclass, args->pushbuf,
 244                                      0, sizeof(*mast), (void **)&mast);
 245         *pobject = nv_object(mast);
 246         if (ret)
 247                 return ret;
 248
 249         nv_parent(mast)->object_attach = nv50_disp_dmac_object_attach;
 250         nv_parent(mast)->object_detach = nv50_disp_dmac_object_detach;
 251         return 0;
 252 }
 253
 254 static int
 255 nv50_disp_mast_init(struct nouveau_object *object)
 256 {
 257         struct nv50_disp_priv *priv = (void *)object->engine;
 258         struct nv50_disp_dmac *mast = (void *)object;
 259         int ret;
 260
 261         ret = nv50_disp_chan_init(&mast->base);
 262         if (ret)
 263                 return ret;
 264
 265         /* enable error reporting */
 266         nv_mask(priv, 0x610028, 0x00010001, 0x00010001);
 267
 268         /* attempt to unstick channel from some unknown state */
 269         if ((nv_rd32(priv, 0x610200) & 0x009f0000) == 0x00020000)
 270                 nv_mask(priv, 0x610200, 0x00800000, 0x00800000);
 271         if ((nv_rd32(priv, 0x610200) & 0x003f0000) == 0x00030000)
 272                 nv_mask(priv, 0x610200, 0x00600000, 0x00600000);
 273
 274         /* initialise channel for dma command submission */
 275         nv_wr32(priv, 0x610204, mast->push);
 276         nv_wr32(priv, 0x610208, 0x00010000);
 277         nv_wr32(priv, 0x61020c, 0x00000000);
 278         nv_mask(priv, 0x610200, 0x00000010, 0x00000010);
 279         nv_wr32(priv, 0x640000, 0x00000000);
 280         nv_wr32(priv, 0x610200, 0x01000013);
 281
 282         /* wait for it to go inactive */
 283         if (!nv_wait(priv, 0x610200, 0x80000000, 0x00000000)) {
 284                 nv_error(mast, "init: 0x%08x\n", nv_rd32(priv, 0x610200));
 285                 return -EBUSY;
 286         }
 287
 288         return 0;
 289 }
 290
 291 static int
 292 nv50_disp_mast_fini(struct nouveau_object *object, bool suspend)
 293 {
 294         struct nv50_disp_priv *priv = (void *)object->engine;
 295         struct nv50_disp_dmac *mast = (void *)object;
 296
 297         /* deactivate channel */
 298         nv_mask(priv, 0x610200, 0x00000010, 0x00000000);
 299         nv_mask(priv, 0x610200, 0x00000003, 0x00000000);
 300         if (!nv_wait(priv, 0x610200, 0x001e0000, 0x00000000)) {
 301                 nv_error(mast, "fini: 0x%08x\n", nv_rd32(priv, 0x610200));
 302                 if (suspend)
 303                         return -EBUSY;
 304         }
 305
 306         /* disable error reporting */
 307         nv_mask(priv, 0x610028, 0x00010001, 0x00000000);
 308
 309         return nv50_disp_chan_fini(&mast->base, suspend);
 310 }
 311
 312 struct nouveau_ofuncs
 313 nv50_disp_mast_ofuncs = {
 314         .ctor = nv50_disp_mast_ctor,
 315         .dtor = nv50_disp_dmac_dtor,
 316         .init = nv50_disp_mast_init,
 317         .fini = nv50_disp_mast_fini,
 318         .rd32 = nv50_disp_chan_rd32,
 319         .wr32 = nv50_disp_chan_wr32,
 320 };
 321
 322 /*******************************************************************************
 323  * EVO sync channel objects
 324  ******************************************************************************/
 325
 326 static int
 327 nv50_disp_sync_ctor(struct nouveau_object *parent,
 328                     struct nouveau_object *engine,
 329                     struct nouveau_oclass *oclass, void *data, u32 size,
 330                     struct nouveau_object **pobject)
 331 {
 332         struct nv50_display_sync_class *args = data;
 333         struct nv50_disp_dmac *dmac;
 334         int ret;
 335
 336         if (size < sizeof(*args) || args->head > 1)
 337                 return -EINVAL;
 338
 339         ret = nv50_disp_dmac_create_(parent, engine, oclass, args->pushbuf,
 340                                      1 + args->head, sizeof(*dmac),
 341                                      (void **)&dmac);
 342         *pobject = nv_object(dmac);
 343         if (ret)
 344                 return ret;
 345
 346         nv_parent(dmac)->object_attach = nv50_disp_dmac_object_attach;
 347         nv_parent(dmac)->object_detach = nv50_disp_dmac_object_detach;
 348         return 0;
 349 }
 350
 351 struct nouveau_ofuncs
 352 nv50_disp_sync_ofuncs = {
 353         .ctor = nv50_disp_sync_ctor,
 354         .dtor = nv50_disp_dmac_dtor,
 355         .init = nv50_disp_dmac_init,
 356         .fini = nv50_disp_dmac_fini,
 357         .rd32 = nv50_disp_chan_rd32,
 358         .wr32 = nv50_disp_chan_wr32,
 359 };
 360
 361 /*******************************************************************************
 362  * EVO overlay channel objects
 363  ******************************************************************************/
 364
 365 static int
 366 nv50_disp_ovly_ctor(struct nouveau_object *parent,
 367                     struct nouveau_object *engine,
 368                     struct nouveau_oclass *oclass, void *data, u32 size,
 369                     struct nouveau_object **pobject)
 370 {
 371         struct nv50_display_ovly_class *args = data;
 372         struct nv50_disp_dmac *dmac;
 373         int ret;
 374
 375         if (size < sizeof(*args) || args->head > 1)
 376                 return -EINVAL;
 377
 378         ret = nv50_disp_dmac_create_(parent, engine, oclass, args->pushbuf,
 379                                      3 + args->head, sizeof(*dmac),
 380                                      (void **)&dmac);
 381         *pobject = nv_object(dmac);
 382         if (ret)
 383                 return ret;
 384
 385         nv_parent(dmac)->object_attach = nv50_disp_dmac_object_attach;
 386         nv_parent(dmac)->object_detach = nv50_disp_dmac_object_detach;
 387         return 0;
 388 }
 389
 390 struct nouveau_ofuncs
 391 nv50_disp_ovly_ofuncs = {
 392         .ctor = nv50_disp_ovly_ctor,
 393         .dtor = nv50_disp_dmac_dtor,
 394         .init = nv50_disp_dmac_init,
 395         .fini = nv50_disp_dmac_fini,
 396         .rd32 = nv50_disp_chan_rd32,
 397         .wr32 = nv50_disp_chan_wr32,
 398 };
 399
 400 /*******************************************************************************
 401  * EVO PIO channel base class
 402  ******************************************************************************/
 403
 404 static int
 405 nv50_disp_pioc_create_(struct nouveau_object *parent,
 406                        struct nouveau_object *engine,
 407                        struct nouveau_oclass *oclass, int chid,
 408                        int length, void **pobject)
 409 {
 410         return nv50_disp_chan_create_(parent, engine, oclass, chid,
 411                                       length, pobject);
 412 }
 413
 414 static void
 415 nv50_disp_pioc_dtor(struct nouveau_object *object)
 416 {
 417         struct nv50_disp_pioc *pioc = (void *)object;
 418         nv50_disp_chan_destroy(&pioc->base);
 419 }
 420
 421 static int
 422 nv50_disp_pioc_init(struct nouveau_object *object)
 423 {
 424         struct nv50_disp_priv *priv = (void *)object->engine;
 425         struct nv50_disp_pioc *pioc = (void *)object;
 426         int chid = pioc->base.chid;
 427         int ret;
 428
 429         ret = nv50_disp_chan_init(&pioc->base);
 430         if (ret)
 431                 return ret;
 432
 433         nv_wr32(priv, 0x610200 + (chid * 0x10), 0x00002000);
 434         if (!nv_wait(priv, 0x610200 + (chid * 0x10), 0x00000000, 0x00000000)) {
 435                 nv_error(pioc, "timeout0: 0x%08x\n",
 436                          nv_rd32(priv, 0x610200 + (chid * 0x10)));
 437                 return -EBUSY;
 438         }
 439
 440         nv_wr32(priv, 0x610200 + (chid * 0x10), 0x00000001);
 441         if (!nv_wait(priv, 0x610200 + (chid * 0x10), 0x00030000, 0x00010000)) {
 442                 nv_error(pioc, "timeout1: 0x%08x\n",
 443                          nv_rd32(priv, 0x610200 + (chid * 0x10)));
 444                 return -EBUSY;
 445         }
 446
 447         return 0;
 448 }
 449
 450 static int
 451 nv50_disp_pioc_fini(struct nouveau_object *object, bool suspend)
 452 {
 453         struct nv50_disp_priv *priv = (void *)object->engine;
 454         struct nv50_disp_pioc *pioc = (void *)object;
 455         int chid = pioc->base.chid;
 456
 457         nv_mask(priv, 0x610200 + (chid * 0x10), 0x00000001, 0x00000000);
 458         if (!nv_wait(priv, 0x610200 + (chid * 0x10), 0x00030000, 0x00000000)) {
 459                 nv_error(pioc, "timeout: 0x%08x\n",
 460                          nv_rd32(priv, 0x610200 + (chid * 0x10)));
 461                 if (suspend)
 462                         return -EBUSY;
 463         }
 464
 465         return nv50_disp_chan_fini(&pioc->base, suspend);
 466 }
 467
 468 /*******************************************************************************
 469  * EVO immediate overlay channel objects
 470  ******************************************************************************/
 471
 472 static int
 473 nv50_disp_oimm_ctor(struct nouveau_object *parent,
 474                     struct nouveau_object *engine,
 475                     struct nouveau_oclass *oclass, void *data, u32 size,
 476                     struct nouveau_object **pobject)
 477 {
 478         struct nv50_display_oimm_class *args = data;
 479         struct nv50_disp_pioc *pioc;
 480         int ret;
 481
 482         if (size < sizeof(*args) || args->head > 1)
 483                 return -EINVAL;
 484
 485         ret = nv50_disp_pioc_create_(parent, engine, oclass, 5 + args->head,
 486                                      sizeof(*pioc), (void **)&pioc);
 487         *pobject = nv_object(pioc);
 488         if (ret)
 489                 return ret;
 490
 491         return 0;
 492 }
 493
 494 struct nouveau_ofuncs
 495 nv50_disp_oimm_ofuncs = {
 496         .ctor = nv50_disp_oimm_ctor,
 497         .dtor = nv50_disp_pioc_dtor,
 498         .init = nv50_disp_pioc_init,
 499         .fini = nv50_disp_pioc_fini,
 500         .rd32 = nv50_disp_chan_rd32,
 501         .wr32 = nv50_disp_chan_wr32,
 502 };
 503
 504 /*******************************************************************************
 505  * EVO cursor channel objects
 506  ******************************************************************************/
 507
 508 static int
 509 nv50_disp_curs_ctor(struct nouveau_object *parent,
 510                     struct nouveau_object *engine,
 511                     struct nouveau_oclass *oclass, void *data, u32 size,
 512                     struct nouveau_object **pobject)
 513 {
 514         struct nv50_display_curs_class *args = data;
 515         struct nv50_disp_pioc *pioc;
 516         int ret;
 517
 518         if (size < sizeof(*args) || args->head > 1)
 519                 return -EINVAL;
 520
 521         ret = nv50_disp_pioc_create_(parent, engine, oclass, 7 + args->head,
 522                                      sizeof(*pioc), (void **)&pioc);
 523         *pobject = nv_object(pioc);
 524         if (ret)
 525                 return ret;
 526
 527         return 0;
 528 }
 529
 530 struct nouveau_ofuncs
 531 nv50_disp_curs_ofuncs = {
 532         .ctor = nv50_disp_curs_ctor,
 533         .dtor = nv50_disp_pioc_dtor,
 534         .init = nv50_disp_pioc_init,
 535         .fini = nv50_disp_pioc_fini,
 536         .rd32 = nv50_disp_chan_rd32,
 537         .wr32 = nv50_disp_chan_wr32,
 538 };
 539
 540 /*******************************************************************************
 541  * Base display object
 542  ******************************************************************************/
 543
 544 static void
 545 nv50_disp_base_vblank_enable(struct nouveau_event *event, int head)
 546 {
 547         nv_mask(event->priv, 0x61002c, (4 << head), (4 << head));
 548 }
 549
 550 static void
 551 nv50_disp_base_vblank_disable(struct nouveau_event *event, int head)
 552 {
 553         nv_mask(event->priv, 0x61002c, (4 << head), 0);
 554 }
 555
 556 static int
 557 nv50_disp_base_ctor(struct nouveau_object *parent,
 558                     struct nouveau_object *engine,
 559                     struct nouveau_oclass *oclass, void *data, u32 size,
 560                     struct nouveau_object **pobject)
 561 {
 562         struct nv50_disp_priv *priv = (void *)engine;
 563         struct nv50_disp_base *base;
 564         int ret;
 565
 566         ret = nouveau_parent_create(parent, engine, oclass, 0,
 567                                     priv->sclass, 0, &base);
 568         *pobject = nv_object(base);
 569         if (ret)
 570                 return ret;
 571
 572         priv->base.vblank->priv = priv;
 573         priv->base.vblank->enable = nv50_disp_base_vblank_enable;
 574         priv->base.vblank->disable = nv50_disp_base_vblank_disable;
 575         return nouveau_ramht_new(parent, parent, 0x1000, 0, &base->ramht);
 576 }
 577
 578 static void
 579 nv50_disp_base_dtor(struct nouveau_object *object)
 580 {
 581         struct nv50_disp_base *base = (void *)object;
 582         nouveau_ramht_ref(NULL, &base->ramht);
 583         nouveau_parent_destroy(&base->base);
 584 }
 585
 586 static int
 587 nv50_disp_base_init(struct nouveau_object *object)
 588 {
 589         struct nv50_disp_priv *priv = (void *)object->engine;
 590         struct nv50_disp_base *base = (void *)object;
 591         int ret, i;
 592         u32 tmp;
 593
 594         ret = nouveau_parent_init(&base->base);
 595         if (ret)
 596                 return ret;
 597
 598         /* The below segments of code copying values from one register to
 599          * another appear to inform EVO of the display capabilities or
 600          * something similar.  NFI what the 0x614004 caps are for..
 601          */
 602         tmp = nv_rd32(priv, 0x614004);
 603         nv_wr32(priv, 0x610184, tmp);
 604
 605         /* ... CRTC caps */
 606         for (i = 0; i < priv->head.nr; i++) {
 607                 tmp = nv_rd32(priv, 0x616100 + (i * 0x800));
 608                 nv_wr32(priv, 0x610190 + (i * 0x10), tmp);
 609                 tmp = nv_rd32(priv, 0x616104 + (i * 0x800));
 610                 nv_wr32(priv, 0x610194 + (i * 0x10), tmp);
 611                 tmp = nv_rd32(priv, 0x616108 + (i * 0x800));
 612                 nv_wr32(priv, 0x610198 + (i * 0x10), tmp);
 613                 tmp = nv_rd32(priv, 0x61610c + (i * 0x800));
 614                 nv_wr32(priv, 0x61019c + (i * 0x10), tmp);
 615         }
 616
 617         /* ... DAC caps */
 618         for (i = 0; i < priv->dac.nr; i++) {
 619                 tmp = nv_rd32(priv, 0x61a000 + (i * 0x800));
 620                 nv_wr32(priv, 0x6101d0 + (i * 0x04), tmp);
 621         }
 622
 623         /* ... SOR caps */
 624         for (i = 0; i < priv->sor.nr; i++) {
 625                 tmp = nv_rd32(priv, 0x61c000 + (i * 0x800));
 626                 nv_wr32(priv, 0x6101e0 + (i * 0x04), tmp);
 627         }
 628
 629         /* ... PIOR caps */
 630         for (i = 0; i < 3; i++) {
 631                 tmp = nv_rd32(priv, 0x61e000 + (i * 0x800));
 632                 nv_wr32(priv, 0x6101f0 + (i * 0x04), tmp);
 633         }
 634
 635         /* steal display away from vbios, or something like that */
 636         if (nv_rd32(priv, 0x610024) & 0x00000100) {
 637                 nv_wr32(priv, 0x610024, 0x00000100);
 638                 nv_mask(priv, 0x6194e8, 0x00000001, 0x00000000);
 639                 if (!nv_wait(priv, 0x6194e8, 0x00000002, 0x00000000)) {
 640                         nv_error(priv, "timeout acquiring display\n");
 641                         return -EBUSY;
 642                 }
 643         }
 644
 645         /* point at display engine memory area (hash table, objects) */
 646         nv_wr32(priv, 0x610010, (nv_gpuobj(base->ramht)->addr >> 8) | 9);
 647
 648         /* enable supervisor interrupts, disable everything else */
 649         nv_wr32(priv, 0x61002c, 0x00000370);
 650         nv_wr32(priv, 0x610028, 0x00000000);
 651         return 0;
 652 }
 653
 654 static int
 655 nv50_disp_base_fini(struct nouveau_object *object, bool suspend)
 656 {
 657         struct nv50_disp_priv *priv = (void *)object->engine;
 658         struct nv50_disp_base *base = (void *)object;
 659
 660         /* disable all interrupts */
 661         nv_wr32(priv, 0x610024, 0x00000000);
 662         nv_wr32(priv, 0x610020, 0x00000000);
 663
 664         return nouveau_parent_fini(&base->base, suspend);
 665 }
 666
 667 struct nouveau_ofuncs
 668 nv50_disp_base_ofuncs = {
 669         .ctor = nv50_disp_base_ctor,
 670         .dtor = nv50_disp_base_dtor,
 671         .init = nv50_disp_base_init,
 672         .fini = nv50_disp_base_fini,
 673 };
 674
 675 static struct nouveau_omthds
 676 nv50_disp_base_omthds[] = {
 677         { SOR_MTHD(NV50_DISP_SOR_PWR)         , nv50_sor_mthd },
 678         { SOR_MTHD(NV50_DISP_SOR_LVDS_SCRIPT) , nv50_sor_mthd },
 679         { DAC_MTHD(NV50_DISP_DAC_PWR)         , nv50_dac_mthd },
 680         { DAC_MTHD(NV50_DISP_DAC_LOAD)        , nv50_dac_mthd },
 681         { PIOR_MTHD(NV50_DISP_PIOR_PWR)       , nv50_pior_mthd },
 682         { PIOR_MTHD(NV50_DISP_PIOR_TMDS_PWR)  , nv50_pior_mthd },
 683         { PIOR_MTHD(NV50_DISP_PIOR_DP_PWR)    , nv50_pior_mthd },
 684         {},
 685 };
 686
 687 static struct nouveau_oclass
 688 nv50_disp_base_oclass[] = {
 689         { NV50_DISP_CLASS, &nv50_disp_base_ofuncs, nv50_disp_base_omthds },
 690         {}
 691 };
 692
 693 static struct nouveau_oclass
 694 nv50_disp_sclass[] = {
 695         { NV50_DISP_MAST_CLASS, &nv50_disp_mast_ofuncs },
 696         { NV50_DISP_SYNC_CLASS, &nv50_disp_sync_ofuncs },
 697         { NV50_DISP_OVLY_CLASS, &nv50_disp_ovly_ofuncs },
 698         { NV50_DISP_OIMM_CLASS, &nv50_disp_oimm_ofuncs },
 699         { NV50_DISP_CURS_CLASS, &nv50_disp_curs_ofuncs },
 700         {}
 701 };
 702
 703 /*******************************************************************************
 704  * Display context, tracks instmem allocation and prevents more than one
 705  * client using the display hardware at any time.
 706  ******************************************************************************/
 707
 708 static int
 709 nv50_disp_data_ctor(struct nouveau_object *parent,
 710                     struct nouveau_object *engine,
 711                     struct nouveau_oclass *oclass, void *data, u32 size,
 712                     struct nouveau_object **pobject)
 713 {
 714         struct nv50_disp_priv *priv = (void *)engine;
 715         struct nouveau_engctx *ectx;
 716         int ret = -EBUSY;
 717
 718         /* no context needed for channel objects... */
 719         if (nv_mclass(parent) != NV_DEVICE_CLASS) {
 720                 atomic_inc(&parent->refcount);
 721                 *pobject = parent;
 722                 return 0;
 723         }
 724
 725         /* allocate display hardware to client */
 726         mutex_lock(&nv_subdev(priv)->mutex);
 727         if (list_empty(&nv_engine(priv)->contexts)) {
 728                 ret = nouveau_engctx_create(parent, engine, oclass, NULL,
 729                                             0x10000, 0x10000,
 730                                             NVOBJ_FLAG_HEAP, &ectx);
 731                 *pobject = nv_object(ectx);
 732         }
 733         mutex_unlock(&nv_subdev(priv)->mutex);
 734         return ret;
 735 }
 736
 737 struct nouveau_oclass
 738 nv50_disp_cclass = {
 739         .handle = NV_ENGCTX(DISP, 0x50),
 740         .ofuncs = &(struct nouveau_ofuncs) {
 741                 .ctor = nv50_disp_data_ctor,
 742                 .dtor = _nouveau_engctx_dtor,
 743                 .init = _nouveau_engctx_init,
 744                 .fini = _nouveau_engctx_fini,
 745                 .rd32 = _nouveau_engctx_rd32,
 746                 .wr32 = _nouveau_engctx_wr32,
 747         },
 748 };
 749
 750 /*******************************************************************************
 751  * Display engine implementation
 752  ******************************************************************************/
 753
 754 static void
 755 nv50_disp_intr_error(struct nv50_disp_priv *priv)
 756 {
 757         u32 channels = (nv_rd32(priv, 0x610020) & 0x001f0000) >> 16;
 758         u32 addr, data;
 759         int chid;
 760
 761         for (chid = 0; chid < 5; chid++) {
 762                 if (!(channels & (1 << chid)))
 763                         continue;
 764
 765                 nv_wr32(priv, 0x610020, 0x00010000 << chid);
 766                 addr = nv_rd32(priv, 0x610080 + (chid * 0x08));
 767                 data = nv_rd32(priv, 0x610084 + (chid * 0x08));
 768                 nv_wr32(priv, 0x610080 + (chid * 0x08), 0x90000000);
 769
 770                 nv_error(priv, "chid %d mthd 0x%04x data 0x%08x 0x%08x\n",
 771                          chid, addr & 0xffc, data, addr);
 772         }
 773 }
 774
 775 static u16
 776 exec_lookup(struct nv50_disp_priv *priv, int head, int outp, u32 ctrl,
 777             struct dcb_output *dcb, u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
 778             struct nvbios_outp *info)
 779 {
 780         struct nouveau_bios *bios = nouveau_bios(priv);
 781         u16 mask, type, data;
 782
 783         if (outp < 4) {
 784                 type = DCB_OUTPUT_ANALOG;
 785                 mask = 0;
 786         } else
 787         if (outp < 8) {
 788                 switch (ctrl & 0x00000f00) {
 789                 case 0x00000000: type = DCB_OUTPUT_LVDS; mask = 1; break;
 790                 case 0x00000100: type = DCB_OUTPUT_TMDS; mask = 1; break;
 791                 case 0x00000200: type = DCB_OUTPUT_TMDS; mask = 2; break;
 792                 case 0x00000500: type = DCB_OUTPUT_TMDS; mask = 3; break;
 793                 case 0x00000800: type = DCB_OUTPUT_DP; mask = 1; break;
 794                 case 0x00000900: type = DCB_OUTPUT_DP; mask = 2; break;
 795                 default:
 796                         nv_error(priv, "unknown SOR mc 0x%08x\n", ctrl);
 797                         return 0x0000;
 798                 }
 799                 outp -= 4;
 800         } else {
 801                 outp = outp - 8;
 802                 type = 0x0010;
 803                 mask = 0;
 804                 switch (ctrl & 0x00000f00) {
 805                 case 0x00000000: type |= priv->pior.type[outp]; break;
 806                 default:
 807                         nv_error(priv, "unknown PIOR mc 0x%08x\n", ctrl);
 808                         return 0x0000;
 809                 }
 810         }
 811
 812         mask  = 0x00c0 & (mask << 6);
 813         mask |= 0x0001 << outp;
 814         mask |= 0x0100 << head;
 815
 816         data = dcb_outp_match(bios, type, mask, ver, hdr, dcb);
 817         if (!data)
 818                 return 0x0000;
 819
 820         /* off-chip encoders require matching the exact encoder type */
 821         if (dcb->location != 0)
 822                 type |= dcb->extdev << 8;
 823
 824         return nvbios_outp_match(bios, type, mask, ver, hdr, cnt, len, info);
 825 }
 826
 827 static bool
 828 exec_script(struct nv50_disp_priv *priv, int head, int id)
 829 {
 830         struct nouveau_bios *bios = nouveau_bios(priv);
 831         struct nvbios_outp info;
 832         struct dcb_output dcb;
 833         u8  ver, hdr, cnt, len;
 834         u16 data;
 835         u32 ctrl = 0x00000000;
 836         int i;
 837
 838         /* DAC */
 839         for (i = 0; !(ctrl & (1 << head)) && i < 3; i++)
 840                 ctrl = nv_rd32(priv, 0x610b5c + (i * 8));
 841
 842         /* SOR */
 843         if (!(ctrl & (1 << head))) {
 844                 if (nv_device(priv)->chipset  < 0x90 ||
 845                     nv_device(priv)->chipset == 0x92 ||
 846                     nv_device(priv)->chipset == 0xa0) {
 847                         for (i = 0; !(ctrl & (1 << head)) && i < 2; i++)
 848                                 ctrl = nv_rd32(priv, 0x610b74 + (i * 8));
 849                         i += 4;
 850                 } else {
 851                         for (i = 0; !(ctrl & (1 << head)) && i < 4; i++)
 852                                 ctrl = nv_rd32(priv, 0x610798 + (i * 8));
 853                         i += 4;
 854                 }
 855         }
 856
 857         /* PIOR */
 858         if (!(ctrl & (1 << head))) {
 859                 for (i = 0; !(ctrl & (1 << head)) && i < 3; i++)
 860                         ctrl = nv_rd32(priv, 0x610b84 + (i * 8));
 861                 i += 8;
 862         }
 863
 864         if (!(ctrl & (1 << head)))
 865                 return false;
 866         i--;
 867
 868         data = exec_lookup(priv, head, i, ctrl, &dcb, &ver, &hdr, &cnt, &len, &info);
 869         if (data) {
 870                 struct nvbios_init init = {
 871                         .subdev = nv_subdev(priv),
 872                         .bios = bios,
 873                         .offset = info.script[id],
 874                         .outp = &dcb,
 875                         .crtc = head,
 876                         .execute = 1,
 877                 };
 878
 879                 return nvbios_exec(&init) == 0;
 880         }
 881
 882         return false;
 883 }
 884
 885 static u32
 886 exec_clkcmp(struct nv50_disp_priv *priv, int head, int id, u32 pclk,
 887             struct dcb_output *outp)
 888 {
 889         struct nouveau_bios *bios = nouveau_bios(priv);
 890         struct nvbios_outp info1;
 891         struct nvbios_ocfg info2;
 892         u8  ver, hdr, cnt, len;
 893         u32 ctrl = 0x00000000;
 894         u32 data, conf = ~0;
 895         int i;
 896
 897         /* DAC */
 898         for (i = 0; !(ctrl & (1 << head)) && i < 3; i++)
 899                 ctrl = nv_rd32(priv, 0x610b58 + (i * 8));
 900
 901         /* SOR */
 902         if (!(ctrl & (1 << head))) {
 903                 if (nv_device(priv)->chipset  < 0x90 ||
 904                     nv_device(priv)->chipset == 0x92 ||
 905                     nv_device(priv)->chipset == 0xa0) {
 906                         for (i = 0; !(ctrl & (1 << head)) && i < 2; i++)
 907                                 ctrl = nv_rd32(priv, 0x610b70 + (i * 8));
 908                         i += 4;
 909                 } else {
 910                         for (i = 0; !(ctrl & (1 << head)) && i < 4; i++)
 911                                 ctrl = nv_rd32(priv, 0x610794 + (i * 8));
 912                         i += 4;
 913                 }
 914         }
 915
 916         /* PIOR */
 917         if (!(ctrl & (1 << head))) {
 918                 for (i = 0; !(ctrl & (1 << head)) && i < 3; i++)
 919                         ctrl = nv_rd32(priv, 0x610b80 + (i * 8));
 920                 i += 8;
 921         }
 922
 923         if (!(ctrl & (1 << head)))
 924                 return conf;
 925         i--;
 926
 927         data = exec_lookup(priv, head, i, ctrl, outp, &ver, &hdr, &cnt, &len, &info1);
 928         if (!data)
 929                 return conf;
 930
 931         if (outp->location == 0) {
 932                 switch (outp->type) {
 933                 case DCB_OUTPUT_TMDS:
 934                         conf = (ctrl & 0x00000f00) >> 8;
 935                         if (pclk >= 165000)
 936                                 conf |= 0x0100;
 937                         break;
 938                 case DCB_OUTPUT_LVDS:
 939                         conf = priv->sor.lvdsconf;
 940                         break;
 941                 case DCB_OUTPUT_DP:
 942                         conf = (ctrl & 0x00000f00) >> 8;
 943                         break;
 944                 case DCB_OUTPUT_ANALOG:
 945                 default:
 946                         conf = 0x00ff;
 947                         break;
 948                 }
 949         } else {
 950                 conf = (ctrl & 0x00000f00) >> 8;
 951                 pclk = pclk / 2;
 952         }
 953
 954         data = nvbios_ocfg_match(bios, data, conf, &ver, &hdr, &cnt, &len, &info2);
 955         if (data && id < 0xff) {
 956                 data = nvbios_oclk_match(bios, info2.clkcmp[id], pclk);
 957                 if (data) {
 958                         struct nvbios_init init = {
 959                                 .subdev = nv_subdev(priv),
 960                                 .bios = bios,
 961                                 .offset = data,
 962                                 .outp = outp,
 963                                 .crtc = head,
 964                                 .execute = 1,
 965                         };
 966
 967                         nvbios_exec(&init);
 968                 }
 969         }
 970
 971         return conf;
 972 }
 973
 974 static void
 975 nv50_disp_intr_unk10_0(struct nv50_disp_priv *priv, int head)
 976 {
 977         exec_script(priv, head, 1);
 978 }
 979
 980 static void
 981 nv50_disp_intr_unk20_0(struct nv50_disp_priv *priv, int head)
 982 {
 983         exec_script(priv, head, 2);
 984 }
 985
 986 static void
 987 nv50_disp_intr_unk20_1(struct nv50_disp_priv *priv, int head)
 988 {
 989         struct nouveau_clock *clk = nouveau_clock(priv);
 990         u32 pclk = nv_rd32(priv, 0x610ad0 + (head * 0x540)) & 0x3fffff;
 991         if (pclk)
 992                 clk->pll_set(clk, PLL_VPLL0 + head, pclk);
 993 }
 994
 995 static void
 996 nv50_disp_intr_unk20_2_dp(struct nv50_disp_priv *priv,
 997                           struct dcb_output *outp, u32 pclk)
 998 {
 999         const int link = !(outp->sorconf.link & 1);
1000         const int   or = ffs(outp->or) - 1;
1001         const u32 soff = (  or * 0x800);
1002         const u32 loff = (link * 0x080) + soff;
1003         const u32 ctrl = nv_rd32(priv, 0x610794 + (or * 8));
1004         const u32 symbol = 100000;
1005         u32 dpctrl = nv_rd32(priv, 0x61c10c + loff) & 0x0000f0000;
1006         u32 clksor = nv_rd32(priv, 0x614300 + soff);
1007         int bestTU = 0, bestVTUi = 0, bestVTUf = 0, bestVTUa = 0;
1008         int TU, VTUi, VTUf, VTUa;
1009         u64 link_data_rate, link_ratio, unk;
1010         u32 best_diff = 64 * symbol;
1011         u32 link_nr, link_bw, bits, r;
1012
1013         /* calculate packed data rate for each lane */
1014         if      (dpctrl > 0x00030000) link_nr = 4;
1015         else if (dpctrl > 0x00010000) link_nr = 2;
1016         else                          link_nr = 1;
1017
1018         if (clksor & 0x000c0000)
1019                 link_bw = 270000;
1020         else
1021                 link_bw = 162000;
1022
1023         if      ((ctrl & 0xf0000) == 0x60000) bits = 30;
1024         else if ((ctrl & 0xf0000) == 0x50000) bits = 24;
1025         else                                  bits = 18;
1026
1027         link_data_rate = (pclk * bits / 8) / link_nr;
1028
1029         /* calculate ratio of packed data rate to link symbol rate */
1030         link_ratio = link_data_rate * symbol;
1031         r = do_div(link_ratio, link_bw);
1032
1033         for (TU = 64; TU >= 32; TU--) {
1034                 /* calculate average number of valid symbols in each TU */
1035                 u32 tu_valid = link_ratio * TU;
1036                 u32 calc, diff;
1037
1038                 /* find a hw representation for the fraction.. */
1039                 VTUi = tu_valid / symbol;
1040                 calc = VTUi * symbol;
1041                 diff = tu_valid - calc;
1042                 if (diff) {
1043                         if (diff >= (symbol / 2)) {
1044                                 VTUf = symbol / (symbol - diff);
1045                                 if (symbol - (VTUf * diff))
1046                                         VTUf++;
1047
1048                                 if (VTUf <= 15) {
1049                                         VTUa  = 1;
1050                                         calc += symbol - (symbol / VTUf);
1051                                 } else {
1052                                         VTUa  = 0;
1053                                         VTUf  = 1;
1054                                         calc += symbol;
1055                                 }
1056                         } else {
1057                                 VTUa  = 0;
1058                                 VTUf  = min((int)(symbol / diff), 15);
1059                                 calc += symbol / VTUf;
1060                         }
1061
1062                         diff = calc - tu_valid;
1063                 } else {
1064                         /* no remainder, but the hw doesn't like the fractional
1065                          * part to be zero.  decrement the integer part and
1066                          * have the fraction add a whole symbol back
1067                          */
1068                         VTUa = 0;
1069                         VTUf = 1;
1070                         VTUi--;
1071                 }
1072
1073                 if (diff < best_diff) {
1074                         best_diff = diff;
1075                         bestTU = TU;
1076                         bestVTUa = VTUa;
1077                         bestVTUf = VTUf;
1078                         bestVTUi = VTUi;
1079                         if (diff == 0)
1080                                 break;
1081                 }
1082         }
1083
1084         if (!bestTU) {
1085                 nv_error(priv, "unable to find suitable dp config\n");
1086                 return;
1087         }
1088
1089         /* XXX close to vbios numbers, but not right */
1090         unk  = (symbol - link_ratio) * bestTU;
1091         unk *= link_ratio;
1092         r = do_div(unk, symbol);
1093         r = do_div(unk, symbol);
1094         unk += 6;
1095
1096         nv_mask(priv, 0x61c10c + loff, 0x000001fc, bestTU << 2);
1097         nv_mask(priv, 0x61c128 + loff, 0x010f7f3f, bestVTUa << 24 |
1098                                                    bestVTUf << 16 |
1099                                                    bestVTUi << 8 | unk);
1100 }
1101
1102 static void
1103 nv50_disp_intr_unk20_2(struct nv50_disp_priv *priv, int head)
1104 {
1105         struct dcb_output outp;
1106         u32 pclk = nv_rd32(priv, 0x610ad0 + (head * 0x540)) & 0x3fffff;
1107         u32 hval, hreg = 0x614200 + (head * 0x800);
1108         u32 oval, oreg;
1109         u32 conf = exec_clkcmp(priv, head, 0xff, pclk, &outp);
1110         if (conf != ~0) {
1111                 if (outp.location == 0 && outp.type == DCB_OUTPUT_DP) {
1112                         u32 soff = (ffs(outp.or) - 1) * 0x08;
1113                         u32 ctrl = nv_rd32(priv, 0x610798 + soff);
1114                         u32 datarate;
1115
1116                         switch ((ctrl & 0x000f0000) >> 16) {
1117                         case 6: datarate = pclk * 30 / 8; break;
1118                         case 5: datarate = pclk * 24 / 8; break;
1119                         case 2:
1120                         default:
1121                                 datarate = pclk * 18 / 8;
1122                                 break;
1123                         }
1124
1125                         nouveau_dp_train(&priv->base, priv->sor.dp,
1126                                          &outp, head, datarate);
1127                 }
1128
1129                 exec_clkcmp(priv, head, 0, pclk, &outp);
1130
1131                 if (!outp.location && outp.type == DCB_OUTPUT_ANALOG) {
1132                         oreg = 0x614280 + (ffs(outp.or) - 1) * 0x800;
1133                         oval = 0x00000000;
1134                         hval = 0x00000000;
1135                 } else
1136                 if (!outp.location) {
1137                         if (outp.type == DCB_OUTPUT_DP)
1138                                 nv50_disp_intr_unk20_2_dp(priv, &outp, pclk);
1139                         oreg = 0x614300 + (ffs(outp.or) - 1) * 0x800;
1140                         oval = (conf & 0x0100) ? 0x00000101 : 0x00000000;
1141                         hval = 0x00000000;
1142                 } else {
1143                         oreg = 0x614380 + (ffs(outp.or) - 1) * 0x800;
1144                         oval = 0x00000001;
1145                         hval = 0x00000001;
1146                 }
1147
1148                 nv_mask(priv, hreg, 0x0000000f, hval);
1149                 nv_mask(priv, oreg, 0x00000707, oval);
1150         }
1151 }
1152
1153 /* If programming a TMDS output on a SOR that can also be configured for
1154  * DisplayPort, make sure NV50_SOR_DP_CTRL_ENABLE is forced off.
1155  *
1156  * It looks like the VBIOS TMDS scripts make an attempt at this, however,
1157  * the VBIOS scripts on at least one board I have only switch it off on
1158  * link 0, causing a blank display if the output has previously been
1159  * programmed for DisplayPort.
1160  */
1161 static void
1162 nv50_disp_intr_unk40_0_tmds(struct nv50_disp_priv *priv, struct dcb_output *outp)
1163 {
1164         struct nouveau_bios *bios = nouveau_bios(priv);
1165         const int link = !(outp->sorconf.link & 1);
1166         const int   or = ffs(outp->or) - 1;
1167         const u32 loff = (or * 0x800) + (link * 0x80);
1168         const u16 mask = (outp->sorconf.link << 6) | outp->or;
1169         u8  ver, hdr;
1170
1171         if (dcb_outp_match(bios, DCB_OUTPUT_DP, mask, &ver, &hdr, outp))
1172                 nv_mask(priv, 0x61c10c + loff, 0x00000001, 0x00000000);
1173 }
1174
1175 static void
1176 nv50_disp_intr_unk40_0(struct nv50_disp_priv *priv, int head)
1177 {
1178         struct dcb_output outp;
1179         u32 pclk = nv_rd32(priv, 0x610ad0 + (head * 0x540)) & 0x3fffff;
1180         if (exec_clkcmp(priv, head, 1, pclk, &outp) != ~0) {
1181                 if (outp.location == 0 && outp.type == DCB_OUTPUT_TMDS)
1182                         nv50_disp_intr_unk40_0_tmds(priv, &outp);
1183                 else
1184                 if (outp.location == 1 && outp.type == DCB_OUTPUT_DP) {
1185                         u32 soff = (ffs(outp.or) - 1) * 0x08;
1186                         u32 ctrl = nv_rd32(priv, 0x610b84 + soff);
1187                         u32 datarate;
1188
1189                         switch ((ctrl & 0x000f0000) >> 16) {
1190                         case 6: datarate = pclk * 30 / 8; break;
1191                         case 5: datarate = pclk * 24 / 8; break;
1192                         case 2:
1193                         default:
1194                                 datarate = pclk * 18 / 8;
1195                                 break;
1196                         }
1197
1198                         nouveau_dp_train(&priv->base, priv->pior.dp,
1199                                          &outp, head, datarate);
1200                 }
1201         }
1202 }
1203
1204 void
1205 nv50_disp_intr_supervisor(struct work_struct *work)
1206 {
1207         struct nv50_disp_priv *priv =
1208                 container_of(work, struct nv50_disp_priv, supervisor);
1209         u32 super = nv_rd32(priv, 0x610030);
1210         int head;
1211
1212         nv_debug(priv, "supervisor 0x%08x 0x%08x\n", priv->super, super);
1213
1214         if (priv->super & 0x00000010) {
1215                 for (head = 0; head < priv->head.nr; head++) {
1216                         if (!(super & (0x00000020 << head)))
1217                                 continue;
1218                         if (!(super & (0x00000080 << head)))
1219                                 continue;
1220                         nv50_disp_intr_unk10_0(priv, head);
1221                 }
1222         } else
1223         if (priv->super & 0x00000020) {
1224                 for (head = 0; head < priv->head.nr; head++) {
1225                         if (!(super & (0x00000080 << head)))
1226                                 continue;
1227                         nv50_disp_intr_unk20_0(priv, head);
1228                 }
1229                 for (head = 0; head < priv->head.nr; head++) {
1230                         if (!(super & (0x00000200 << head)))
1231                                 continue;
1232                         nv50_disp_intr_unk20_1(priv, head);
1233                 }
1234                 for (head = 0; head < priv->head.nr; head++) {
1235                         if (!(super & (0x00000080 << head)))
1236                                 continue;
1237                         nv50_disp_intr_unk20_2(priv, head);
1238                 }
1239         } else
1240         if (priv->super & 0x00000040) {
1241                 for (head = 0; head < priv->head.nr; head++) {
1242                         if (!(super & (0x00000080 << head)))
1243                                 continue;
1244                         nv50_disp_intr_unk40_0(priv, head);
1245                 }
1246         }
1247
1248         nv_wr32(priv, 0x610030, 0x80000000);
1249 }
1250
1251 void
1252 nv50_disp_intr(struct nouveau_subdev *subdev)
1253 {
1254         struct nv50_disp_priv *priv = (void *)subdev;
1255         u32 intr0 = nv_rd32(priv, 0x610020);
1256         u32 intr1 = nv_rd32(priv, 0x610024);
1257
1258         if (intr0 & 0x001f0000) {
1259                 nv50_disp_intr_error(priv);
1260                 intr0 &= ~0x001f0000;
1261         }
1262
1263         if (intr1 & 0x00000004) {
1264                 nouveau_event_trigger(priv->base.vblank, 0);
1265                 nv_wr32(priv, 0x610024, 0x00000004);
1266                 intr1 &= ~0x00000004;
1267         }
1268
1269         if (intr1 & 0x00000008) {
1270                 nouveau_event_trigger(priv->base.vblank, 1);
1271                 nv_wr32(priv, 0x610024, 0x00000008);
1272                 intr1 &= ~0x00000008;
1273         }
1274
1275         if (intr1 & 0x00000070) {
1276                 priv->super = (intr1 & 0x00000070);
1277                 schedule_work(&priv->supervisor);
1278                 nv_wr32(priv, 0x610024, priv->super);
1279                 intr1 &= ~0x00000070;
1280         }
1281 }
1282
1283 static int
1284 nv50_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
1285                struct nouveau_oclass *oclass, void *data, u32 size,
1286                struct nouveau_object **pobject)
1287 {
1288         struct nv50_disp_priv *priv;
1289         int ret;
1290
1291         ret = nouveau_disp_create(parent, engine, oclass, 2, "PDISP",
1292                                   "display", &priv);
1293         *pobject = nv_object(priv);
1294         if (ret)
1295                 return ret;
1296
1297         nv_engine(priv)->sclass = nv50_disp_base_oclass;
1298         nv_engine(priv)->cclass = &nv50_disp_cclass;
1299         nv_subdev(priv)->intr = nv50_disp_intr;
1300         INIT_WORK(&priv->supervisor, nv50_disp_intr_supervisor);
1301         priv->sclass = nv50_disp_sclass;
1302         priv->head.nr = 2;
1303         priv->dac.nr = 3;
1304         priv->sor.nr = 2;
1305         priv->pior.nr = 3;
1306         priv->dac.power = nv50_dac_power;
1307         priv->dac.sense = nv50_dac_sense;
1308         priv->sor.power = nv50_sor_power;
1309         priv->pior.power = nv50_pior_power;
1310         priv->pior.dp = &nv50_pior_dp_func;
1311         return 0;
1312 }
1313
1314 struct nouveau_oclass
1315 nv50_disp_oclass = {
1316         .handle = NV_ENGINE(DISP, 0x50),
1317         .ofuncs = &(struct nouveau_ofuncs) {
1318                 .ctor = nv50_disp_ctor,
1319                 .dtor = _nouveau_disp_dtor,
1320                 .init = _nouveau_disp_init,
1321                 .fini = _nouveau_disp_fini,
1322         },
1323 };