]> Pileus Git - ~andy/linux/blob - arch/arm/boot/dts/exynos4.dtsi
Merge branch 'exynos/pwm-clocksource' into late/multiplatform
[~andy/linux] / arch / arm / boot / dts / exynos4.dtsi
1 /*
2  * Samsung's Exynos4 SoC series common device tree source
3  *
4  * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
5  *              http://www.samsung.com
6  * Copyright (c) 2010-2011 Linaro Ltd.
7  *              www.linaro.org
8  *
9  * Samsung's Exynos4 SoC series device nodes are listed in this file.  Particular
10  * SoCs from Exynos4 series can include this file and provide values for SoCs
11  * specfic bindings.
12  *
13  * Note: This file does not include device nodes for all the controllers in
14  * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
15  * nodes can be added to this file.
16  *
17  * This program is free software; you can redistribute it and/or modify
18  * it under the terms of the GNU General Public License version 2 as
19  * published by the Free Software Foundation.
20  */
21
22 /include/ "skeleton.dtsi"
23
24 / {
25         interrupt-parent = <&gic>;
26
27         aliases {
28                 spi0 = &spi_0;
29                 spi1 = &spi_1;
30                 spi2 = &spi_2;
31                 i2c0 = &i2c_0;
32                 i2c1 = &i2c_1;
33                 i2c2 = &i2c_2;
34                 i2c3 = &i2c_3;
35                 i2c4 = &i2c_4;
36                 i2c5 = &i2c_5;
37                 i2c6 = &i2c_6;
38                 i2c7 = &i2c_7;
39         };
40
41         pd_mfc: mfc-power-domain@10023C40 {
42                 compatible = "samsung,exynos4210-pd";
43                 reg = <0x10023C40 0x20>;
44         };
45
46         pd_g3d: g3d-power-domain@10023C60 {
47                 compatible = "samsung,exynos4210-pd";
48                 reg = <0x10023C60 0x20>;
49         };
50
51         pd_lcd0: lcd0-power-domain@10023C80 {
52                 compatible = "samsung,exynos4210-pd";
53                 reg = <0x10023C80 0x20>;
54         };
55
56         pd_tv: tv-power-domain@10023C20 {
57                 compatible = "samsung,exynos4210-pd";
58                 reg = <0x10023C20 0x20>;
59         };
60
61         pd_cam: cam-power-domain@10023C00 {
62                 compatible = "samsung,exynos4210-pd";
63                 reg = <0x10023C00 0x20>;
64         };
65
66         pd_gps: gps-power-domain@10023CE0 {
67                 compatible = "samsung,exynos4210-pd";
68                 reg = <0x10023CE0 0x20>;
69         };
70
71         gic:interrupt-controller@10490000 {
72                 compatible = "arm,cortex-a9-gic";
73                 #interrupt-cells = <3>;
74                 interrupt-controller;
75                 reg = <0x10490000 0x1000>, <0x10480000 0x100>;
76         };
77
78         combiner:interrupt-controller@10440000 {
79                 compatible = "samsung,exynos4210-combiner";
80                 #interrupt-cells = <2>;
81                 interrupt-controller;
82                 reg = <0x10440000 0x1000>;
83         };
84
85         watchdog@10060000 {
86                 compatible = "samsung,s3c2410-wdt";
87                 reg = <0x10060000 0x100>;
88                 interrupts = <0 43 0>;
89                 clocks = <&clock 345>;
90                 clock-names = "watchdog";
91                 status = "disabled";
92         };
93
94         rtc@10070000 {
95                 compatible = "samsung,s3c6410-rtc";
96                 reg = <0x10070000 0x100>;
97                 interrupts = <0 44 0>, <0 45 0>;
98                 clocks = <&clock 346>;
99                 clock-names = "rtc";
100                 status = "disabled";
101         };
102
103         keypad@100A0000 {
104                 compatible = "samsung,s5pv210-keypad";
105                 reg = <0x100A0000 0x100>;
106                 interrupts = <0 109 0>;
107                 clocks = <&clock 347>;
108                 clock-names = "keypad";
109                 status = "disabled";
110         };
111
112         sdhci@12510000 {
113                 compatible = "samsung,exynos4210-sdhci";
114                 reg = <0x12510000 0x100>;
115                 interrupts = <0 73 0>;
116                 clocks = <&clock 297>, <&clock 145>;
117                 clock-names = "hsmmc", "mmc_busclk.2";
118                 status = "disabled";
119         };
120
121         sdhci@12520000 {
122                 compatible = "samsung,exynos4210-sdhci";
123                 reg = <0x12520000 0x100>;
124                 interrupts = <0 74 0>;
125                 clocks = <&clock 298>, <&clock 146>;
126                 clock-names = "hsmmc", "mmc_busclk.2";
127                 status = "disabled";
128         };
129
130         sdhci@12530000 {
131                 compatible = "samsung,exynos4210-sdhci";
132                 reg = <0x12530000 0x100>;
133                 interrupts = <0 75 0>;
134                 clocks = <&clock 299>, <&clock 147>;
135                 clock-names = "hsmmc", "mmc_busclk.2";
136                 status = "disabled";
137         };
138
139         sdhci@12540000 {
140                 compatible = "samsung,exynos4210-sdhci";
141                 reg = <0x12540000 0x100>;
142                 interrupts = <0 76 0>;
143                 clocks = <&clock 300>, <&clock 148>;
144                 clock-names = "hsmmc", "mmc_busclk.2";
145                 status = "disabled";
146         };
147
148         mfc: codec@13400000 {
149                 compatible = "samsung,mfc-v5";
150                 reg = <0x13400000 0x10000>;
151                 interrupts = <0 94 0>;
152                 samsung,power-domain = <&pd_mfc>;
153                 status = "disabled";
154         };
155
156         serial@13800000 {
157                 compatible = "samsung,exynos4210-uart";
158                 reg = <0x13800000 0x100>;
159                 interrupts = <0 52 0>;
160                 clocks = <&clock 312>, <&clock 151>;
161                 clock-names = "uart", "clk_uart_baud0";
162                 status = "disabled";
163         };
164
165         serial@13810000 {
166                 compatible = "samsung,exynos4210-uart";
167                 reg = <0x13810000 0x100>;
168                 interrupts = <0 53 0>;
169                 clocks = <&clock 313>, <&clock 152>;
170                 clock-names = "uart", "clk_uart_baud0";
171                 status = "disabled";
172         };
173
174         serial@13820000 {
175                 compatible = "samsung,exynos4210-uart";
176                 reg = <0x13820000 0x100>;
177                 interrupts = <0 54 0>;
178                 clocks = <&clock 314>, <&clock 153>;
179                 clock-names = "uart", "clk_uart_baud0";
180                 status = "disabled";
181         };
182
183         serial@13830000 {
184                 compatible = "samsung,exynos4210-uart";
185                 reg = <0x13830000 0x100>;
186                 interrupts = <0 55 0>;
187                 clocks = <&clock 315>, <&clock 154>;
188                 clock-names = "uart", "clk_uart_baud0";
189                 status = "disabled";
190         };
191
192         i2c_0: i2c@13860000 {
193                 #address-cells = <1>;
194                 #size-cells = <0>;
195                 compatible = "samsung,s3c2440-i2c";
196                 reg = <0x13860000 0x100>;
197                 interrupts = <0 58 0>;
198                 clocks = <&clock 317>;
199                 clock-names = "i2c";
200                 status = "disabled";
201         };
202
203         i2c_1: i2c@13870000 {
204                 #address-cells = <1>;
205                 #size-cells = <0>;
206                 compatible = "samsung,s3c2440-i2c";
207                 reg = <0x13870000 0x100>;
208                 interrupts = <0 59 0>;
209                 clocks = <&clock 318>;
210                 clock-names = "i2c";
211                 status = "disabled";
212         };
213
214         i2c_2: i2c@13880000 {
215                 #address-cells = <1>;
216                 #size-cells = <0>;
217                 compatible = "samsung,s3c2440-i2c";
218                 reg = <0x13880000 0x100>;
219                 interrupts = <0 60 0>;
220                 clocks = <&clock 319>;
221                 clock-names = "i2c";
222                 status = "disabled";
223         };
224
225         i2c_3: i2c@13890000 {
226                 #address-cells = <1>;
227                 #size-cells = <0>;
228                 compatible = "samsung,s3c2440-i2c";
229                 reg = <0x13890000 0x100>;
230                 interrupts = <0 61 0>;
231                 clocks = <&clock 320>;
232                 clock-names = "i2c";
233                 status = "disabled";
234         };
235
236         i2c_4: i2c@138A0000 {
237                 #address-cells = <1>;
238                 #size-cells = <0>;
239                 compatible = "samsung,s3c2440-i2c";
240                 reg = <0x138A0000 0x100>;
241                 interrupts = <0 62 0>;
242                 clocks = <&clock 321>;
243                 clock-names = "i2c";
244                 status = "disabled";
245         };
246
247         i2c_5: i2c@138B0000 {
248                 #address-cells = <1>;
249                 #size-cells = <0>;
250                 compatible = "samsung,s3c2440-i2c";
251                 reg = <0x138B0000 0x100>;
252                 interrupts = <0 63 0>;
253                 clocks = <&clock 322>;
254                 clock-names = "i2c";
255                 status = "disabled";
256         };
257
258         i2c_6: i2c@138C0000 {
259                 #address-cells = <1>;
260                 #size-cells = <0>;
261                 compatible = "samsung,s3c2440-i2c";
262                 reg = <0x138C0000 0x100>;
263                 interrupts = <0 64 0>;
264                 clocks = <&clock 323>;
265                 clock-names = "i2c";
266                 status = "disabled";
267         };
268
269         i2c_7: i2c@138D0000 {
270                 #address-cells = <1>;
271                 #size-cells = <0>;
272                 compatible = "samsung,s3c2440-i2c";
273                 reg = <0x138D0000 0x100>;
274                 interrupts = <0 65 0>;
275                 clocks = <&clock 324>;
276                 clock-names = "i2c";
277                 status = "disabled";
278         };
279
280         spi_0: spi@13920000 {
281                 compatible = "samsung,exynos4210-spi";
282                 reg = <0x13920000 0x100>;
283                 interrupts = <0 66 0>;
284                 tx-dma-channel = <&pdma0 7>; /* preliminary */
285                 rx-dma-channel = <&pdma0 6>; /* preliminary */
286                 #address-cells = <1>;
287                 #size-cells = <0>;
288                 clocks = <&clock 327>, <&clock 159>;
289                 clock-names = "spi", "spi_busclk0";
290                 status = "disabled";
291         };
292
293         spi_1: spi@13930000 {
294                 compatible = "samsung,exynos4210-spi";
295                 reg = <0x13930000 0x100>;
296                 interrupts = <0 67 0>;
297                 tx-dma-channel = <&pdma1 7>; /* preliminary */
298                 rx-dma-channel = <&pdma1 6>; /* preliminary */
299                 #address-cells = <1>;
300                 #size-cells = <0>;
301                 clocks = <&clock 328>, <&clock 160>;
302                 clock-names = "spi", "spi_busclk0";
303                 status = "disabled";
304         };
305
306         spi_2: spi@13940000 {
307                 compatible = "samsung,exynos4210-spi";
308                 reg = <0x13940000 0x100>;
309                 interrupts = <0 68 0>;
310                 tx-dma-channel = <&pdma0 9>; /* preliminary */
311                 rx-dma-channel = <&pdma0 8>; /* preliminary */
312                 #address-cells = <1>;
313                 #size-cells = <0>;
314                 clocks = <&clock 329>, <&clock 161>;
315                 clock-names = "spi", "spi_busclk0";
316                 status = "disabled";
317         };
318
319         pwm@139D0000 {
320                 compatible = "samsung,exynos4210-pwm";
321                 reg = <0x139D0000 0x1000>;
322                 interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>, <0 41 0>;
323                 #pwm-cells = <2>;
324                 status = "disabled";
325         };
326
327         amba {
328                 #address-cells = <1>;
329                 #size-cells = <1>;
330                 compatible = "arm,amba-bus";
331                 interrupt-parent = <&gic>;
332                 ranges;
333
334                 pdma0: pdma@12680000 {
335                         compatible = "arm,pl330", "arm,primecell";
336                         reg = <0x12680000 0x1000>;
337                         interrupts = <0 35 0>;
338                         clocks = <&clock 292>;
339                         clock-names = "apb_pclk";
340                         #dma-cells = <1>;
341                         #dma-channels = <8>;
342                         #dma-requests = <32>;
343                 };
344
345                 pdma1: pdma@12690000 {
346                         compatible = "arm,pl330", "arm,primecell";
347                         reg = <0x12690000 0x1000>;
348                         interrupts = <0 36 0>;
349                         clocks = <&clock 293>;
350                         clock-names = "apb_pclk";
351                         #dma-cells = <1>;
352                         #dma-channels = <8>;
353                         #dma-requests = <32>;
354                 };
355
356                 mdma1: mdma@12850000 {
357                         compatible = "arm,pl330", "arm,primecell";
358                         reg = <0x12850000 0x1000>;
359                         interrupts = <0 34 0>;
360                         clocks = <&clock 279>;
361                         clock-names = "apb_pclk";
362                         #dma-cells = <1>;
363                         #dma-channels = <8>;
364                         #dma-requests = <1>;
365                 };
366         };
367 };