]> Pileus Git - ~andy/linux/blob - arch/arm/boot/dts/at91sam9g45.dtsi
f0091af6c285331143222372c96e0216e2faa6a3
[~andy/linux] / arch / arm / boot / dts / at91sam9g45.dtsi
1 /*
2  * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
3  *                    applies to AT91SAM9G45, AT91SAM9M10,
4  *                    AT91SAM9G46, AT91SAM9M11 SoC
5  *
6  *  Copyright (C) 2011 Atmel,
7  *                2011 Nicolas Ferre <nicolas.ferre@atmel.com>
8  *
9  * Licensed under GPLv2 or later.
10  */
11
12 #include "skeleton.dtsi"
13 #include <dt-bindings/pinctrl/at91.h>
14 #include <dt-bindings/interrupt-controller/irq.h>
15 #include <dt-bindings/gpio/gpio.h>
16
17 / {
18         model = "Atmel AT91SAM9G45 family SoC";
19         compatible = "atmel,at91sam9g45";
20         interrupt-parent = <&aic>;
21
22         aliases {
23                 serial0 = &dbgu;
24                 serial1 = &usart0;
25                 serial2 = &usart1;
26                 serial3 = &usart2;
27                 serial4 = &usart3;
28                 gpio0 = &pioA;
29                 gpio1 = &pioB;
30                 gpio2 = &pioC;
31                 gpio3 = &pioD;
32                 gpio4 = &pioE;
33                 tcb0 = &tcb0;
34                 tcb1 = &tcb1;
35                 i2c0 = &i2c0;
36                 i2c1 = &i2c1;
37                 ssc0 = &ssc0;
38                 ssc1 = &ssc1;
39         };
40         cpus {
41                 cpu@0 {
42                         compatible = "arm,arm926ejs";
43                 };
44         };
45
46         memory {
47                 reg = <0x70000000 0x10000000>;
48         };
49
50         ahb {
51                 compatible = "simple-bus";
52                 #address-cells = <1>;
53                 #size-cells = <1>;
54                 ranges;
55
56                 apb {
57                         compatible = "simple-bus";
58                         #address-cells = <1>;
59                         #size-cells = <1>;
60                         ranges;
61
62                         aic: interrupt-controller@fffff000 {
63                                 #interrupt-cells = <3>;
64                                 compatible = "atmel,at91rm9200-aic";
65                                 interrupt-controller;
66                                 reg = <0xfffff000 0x200>;
67                                 atmel,external-irqs = <31>;
68                         };
69
70                         ramc0: ramc@ffffe400 {
71                                 compatible = "atmel,at91sam9g45-ddramc";
72                                 reg = <0xffffe400 0x200
73                                        0xffffe600 0x200>;
74                         };
75
76                         pmc: pmc@fffffc00 {
77                                 compatible = "atmel,at91rm9200-pmc";
78                                 reg = <0xfffffc00 0x100>;
79                         };
80
81                         rstc@fffffd00 {
82                                 compatible = "atmel,at91sam9g45-rstc";
83                                 reg = <0xfffffd00 0x10>;
84                         };
85
86                         pit: timer@fffffd30 {
87                                 compatible = "atmel,at91sam9260-pit";
88                                 reg = <0xfffffd30 0xf>;
89                                 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
90                         };
91
92
93                         shdwc@fffffd10 {
94                                 compatible = "atmel,at91sam9rl-shdwc";
95                                 reg = <0xfffffd10 0x10>;
96                         };
97
98                         tcb0: timer@fff7c000 {
99                                 compatible = "atmel,at91rm9200-tcb";
100                                 reg = <0xfff7c000 0x100>;
101                                 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
102                         };
103
104                         tcb1: timer@fffd4000 {
105                                 compatible = "atmel,at91rm9200-tcb";
106                                 reg = <0xfffd4000 0x100>;
107                                 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
108                         };
109
110                         dma: dma-controller@ffffec00 {
111                                 compatible = "atmel,at91sam9g45-dma";
112                                 reg = <0xffffec00 0x200>;
113                                 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 0>;
114                                 #dma-cells = <2>;
115                         };
116
117                         pinctrl@fffff200 {
118                                 #address-cells = <1>;
119                                 #size-cells = <1>;
120                                 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
121                                 ranges = <0xfffff200 0xfffff200 0xa00>;
122
123                                 atmel,mux-mask = <
124                                       /*    A         B     */
125                                        0xffffffff 0xffc003ff  /* pioA */
126                                        0xffffffff 0x800f8f00  /* pioB */
127                                        0xffffffff 0x00000e00  /* pioC */
128                                        0xffffffff 0xff0c1381  /* pioD */
129                                        0xffffffff 0x81ffff81  /* pioE */
130                                       >;
131
132                                 /* shared pinctrl settings */
133                                 dbgu {
134                                         pinctrl_dbgu: dbgu-0 {
135                                                 atmel,pins =
136                                                         <AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PB12 periph A */
137                                                          AT91_PIOB 13 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB13 periph A */
138                                         };
139                                 };
140
141                                 usart0 {
142                                         pinctrl_usart0: usart0-0 {
143                                                 atmel,pins =
144                                                         <AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PB19 periph A with pullup */
145                                                          AT91_PIOB 18 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB18 periph A */
146                                         };
147
148                                         pinctrl_usart0_rts: usart0_rts-0 {
149                                                 atmel,pins =
150                                                         <AT91_PIOB 17 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB17 periph B */
151                                         };
152
153                                         pinctrl_usart0_cts: usart0_cts-0 {
154                                                 atmel,pins =
155                                                         <AT91_PIOB 15 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB15 periph B */
156                                         };
157                                 };
158
159                                 uart1 {
160                                         pinctrl_usart1: usart1-0 {
161                                                 atmel,pins =
162                                                         <AT91_PIOB 4 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PB4 periph A with pullup */
163                                                          AT91_PIOB 5 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PB5 periph A */
164                                         };
165
166                                         pinctrl_usart1_rts: usart1_rts-0 {
167                                                 atmel,pins =
168                                                         <AT91_PIOD 16 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD16 periph A */
169                                         };
170
171                                         pinctrl_usart1_cts: usart1_cts-0 {
172                                                 atmel,pins =
173                                                         <AT91_PIOD 17 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD17 periph A */
174                                         };
175                                 };
176
177                                 usart2 {
178                                         pinctrl_usart2: usart2-0 {
179                                                 atmel,pins =
180                                                         <AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PB6 periph A with pullup */
181                                                          AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PB7 periph A */
182                                         };
183
184                                         pinctrl_usart2_rts: usart2_rts-0 {
185                                                 atmel,pins =
186                                                         <AT91_PIOC 9 AT91_PERIPH_B AT91_PINCTRL_NONE>;  /* PC9 periph B */
187                                         };
188
189                                         pinctrl_usart2_cts: usart2_cts-0 {
190                                                 atmel,pins =
191                                                         <AT91_PIOC 11 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC11 periph B */
192                                         };
193                                 };
194
195                                 usart3 {
196                                         pinctrl_usart3: usart3-0 {
197                                                 atmel,pins =
198                                                         <AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PB9 periph A with pullup */
199                                                          AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PB8 periph A */
200                                         };
201
202                                         pinctrl_usart3_rts: usart3_rts-0 {
203                                                 atmel,pins =
204                                                         <AT91_PIOA 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA23 periph B */
205                                         };
206
207                                         pinctrl_usart3_cts: usart3_cts-0 {
208                                                 atmel,pins =
209                                                         <AT91_PIOA 24 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA24 periph B */
210                                         };
211                                 };
212
213                                 nand {
214                                         pinctrl_nand: nand-0 {
215                                                 atmel,pins =
216                                                         <AT91_PIOC 8 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP      /* PC8 gpio RDY pin pull_up*/
217                                                          AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;   /* PC14 gpio enable pin pull_up */
218                                         };
219                                 };
220
221                                 macb {
222                                         pinctrl_macb_rmii: macb_rmii-0 {
223                                                 atmel,pins =
224                                                         <AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA10 periph A */
225                                                          AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA11 periph A */
226                                                          AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA12 periph A */
227                                                          AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA13 periph A */
228                                                          AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA14 periph A */
229                                                          AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA15 periph A */
230                                                          AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA16 periph A */
231                                                          AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA17 periph A */
232                                                          AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA18 periph A */
233                                                          AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA19 periph A */
234                                         };
235
236                                         pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
237                                                 atmel,pins =
238                                                         <AT91_PIOA 6 AT91_PERIPH_B AT91_PINCTRL_NONE    /* PA6 periph B */
239                                                          AT91_PIOA 7 AT91_PERIPH_B AT91_PINCTRL_NONE    /* PA7 periph B */
240                                                          AT91_PIOA 8 AT91_PERIPH_B AT91_PINCTRL_NONE    /* PA8 periph B */
241                                                          AT91_PIOA 9 AT91_PERIPH_B AT91_PINCTRL_NONE    /* PA9 periph B */
242                                                          AT91_PIOA 27 AT91_PERIPH_B AT91_PINCTRL_NONE   /* PA27 periph B */
243                                                          AT91_PIOA 28 AT91_PERIPH_B AT91_PINCTRL_NONE   /* PA28 periph B */
244                                                          AT91_PIOA 29 AT91_PERIPH_B AT91_PINCTRL_NONE   /* PA29 periph B */
245                                                          AT91_PIOA 30 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA30 periph B */
246                                         };
247                                 };
248
249                                 mmc0 {
250                                         pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
251                                                 atmel,pins =
252                                                         <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PA0 periph A */
253                                                          AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA1 periph A with pullup */
254                                                          AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;       /* PA2 periph A with pullup */
255                                         };
256
257                                         pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
258                                                 atmel,pins =
259                                                         <AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA3 periph A with pullup */
260                                                          AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA4 periph A with pullup */
261                                                          AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;       /* PA5 periph A with pullup */
262                                         };
263
264                                         pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
265                                                 atmel,pins =
266                                                         <AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA6 periph A with pullup */
267                                                          AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA7 periph A with pullup */
268                                                          AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA8 periph A with pullup */
269                                                          AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;       /* PA9 periph A with pullup */
270                                         };
271                                 };
272
273                                 mmc1 {
274                                         pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
275                                                 atmel,pins =
276                                                         <AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PA31 periph A */
277                                                          AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA22 periph A with pullup */
278                                                          AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;      /* PA23 periph A with pullup */
279                                         };
280
281                                         pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
282                                                 atmel,pins =
283                                                         <AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA24 periph A with pullup */
284                                                          AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA25 periph A with pullup */
285                                                          AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;      /* PA26 periph A with pullup */
286                                         };
287
288                                         pinctrl_mmc1_slot0_dat4_7: mmc1_slot0_dat4_7-0 {
289                                                 atmel,pins =
290                                                         <AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA27 periph A with pullup */
291                                                          AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA28 periph A with pullup */
292                                                          AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_PULL_UP        /* PA29 periph A with pullup */
293                                                          AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;      /* PA30 periph A with pullup */
294                                         };
295                                 };
296
297                                 ssc0 {
298                                         pinctrl_ssc0_tx: ssc0_tx-0 {
299                                                 atmel,pins =
300                                                         <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PD0 periph A */
301                                                          AT91_PIOD 1 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PD1 periph A */
302                                                          AT91_PIOD 2 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PD2 periph A */
303                                         };
304
305                                         pinctrl_ssc0_rx: ssc0_rx-0 {
306                                                 atmel,pins =
307                                                         <AT91_PIOD 3 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PD3 periph A */
308                                                          AT91_PIOD 4 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PD4 periph A */
309                                                          AT91_PIOD 5 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PD5 periph A */
310                                         };
311                                 };
312
313                                 ssc1 {
314                                         pinctrl_ssc1_tx: ssc1_tx-0 {
315                                                 atmel,pins =
316                                                         <AT91_PIOD 10 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PD10 periph A */
317                                                          AT91_PIOD 11 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PD11 periph A */
318                                                          AT91_PIOD 12 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD12 periph A */
319                                         };
320
321                                         pinctrl_ssc1_rx: ssc1_rx-0 {
322                                                 atmel,pins =
323                                                         <AT91_PIOD 13 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PD13 periph A */
324                                                          AT91_PIOD 14 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PD14 periph A */
325                                                          AT91_PIOD 15 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD15 periph A */
326                                         };
327                                 };
328
329                                 spi0 {
330                                         pinctrl_spi0: spi0-0 {
331                                                 atmel,pins =
332                                                         <AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PB0 periph A SPI0_MISO pin */
333                                                          AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE    /* PB1 periph A SPI0_MOSI pin */
334                                                          AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE>;  /* PB2 periph A SPI0_SPCK pin */
335                                         };
336                                 };
337
338                                 spi1 {
339                                         pinctrl_spi1: spi1-0 {
340                                                 atmel,pins =
341                                                         <AT91_PIOB 14 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PB14 periph A SPI1_MISO pin */
342                                                          AT91_PIOB 15 AT91_PERIPH_A AT91_PINCTRL_NONE   /* PB15 periph A SPI1_MOSI pin */
343                                                          AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB16 periph A SPI1_SPCK pin */
344                                         };
345                                 };
346
347                                 pioA: gpio@fffff200 {
348                                         compatible = "atmel,at91rm9200-gpio";
349                                         reg = <0xfffff200 0x200>;
350                                         interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
351                                         #gpio-cells = <2>;
352                                         gpio-controller;
353                                         interrupt-controller;
354                                         #interrupt-cells = <2>;
355                                 };
356
357                                 pioB: gpio@fffff400 {
358                                         compatible = "atmel,at91rm9200-gpio";
359                                         reg = <0xfffff400 0x200>;
360                                         interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
361                                         #gpio-cells = <2>;
362                                         gpio-controller;
363                                         interrupt-controller;
364                                         #interrupt-cells = <2>;
365                                 };
366
367                                 pioC: gpio@fffff600 {
368                                         compatible = "atmel,at91rm9200-gpio";
369                                         reg = <0xfffff600 0x200>;
370                                         interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
371                                         #gpio-cells = <2>;
372                                         gpio-controller;
373                                         interrupt-controller;
374                                         #interrupt-cells = <2>;
375                                 };
376
377                                 pioD: gpio@fffff800 {
378                                         compatible = "atmel,at91rm9200-gpio";
379                                         reg = <0xfffff800 0x200>;
380                                         interrupts = <5 IRQ_TYPE_LEVEL_HIGH 1>;
381                                         #gpio-cells = <2>;
382                                         gpio-controller;
383                                         interrupt-controller;
384                                         #interrupt-cells = <2>;
385                                 };
386
387                                 pioE: gpio@fffffa00 {
388                                         compatible = "atmel,at91rm9200-gpio";
389                                         reg = <0xfffffa00 0x200>;
390                                         interrupts = <5 IRQ_TYPE_LEVEL_HIGH 1>;
391                                         #gpio-cells = <2>;
392                                         gpio-controller;
393                                         interrupt-controller;
394                                         #interrupt-cells = <2>;
395                                 };
396                         };
397
398                         dbgu: serial@ffffee00 {
399                                 compatible = "atmel,at91sam9260-usart";
400                                 reg = <0xffffee00 0x200>;
401                                 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
402                                 pinctrl-names = "default";
403                                 pinctrl-0 = <&pinctrl_dbgu>;
404                                 status = "disabled";
405                         };
406
407                         usart0: serial@fff8c000 {
408                                 compatible = "atmel,at91sam9260-usart";
409                                 reg = <0xfff8c000 0x200>;
410                                 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
411                                 atmel,use-dma-rx;
412                                 atmel,use-dma-tx;
413                                 pinctrl-names = "default";
414                                 pinctrl-0 = <&pinctrl_usart0>;
415                                 status = "disabled";
416                         };
417
418                         usart1: serial@fff90000 {
419                                 compatible = "atmel,at91sam9260-usart";
420                                 reg = <0xfff90000 0x200>;
421                                 interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
422                                 atmel,use-dma-rx;
423                                 atmel,use-dma-tx;
424                                 pinctrl-names = "default";
425                                 pinctrl-0 = <&pinctrl_usart1>;
426                                 status = "disabled";
427                         };
428
429                         usart2: serial@fff94000 {
430                                 compatible = "atmel,at91sam9260-usart";
431                                 reg = <0xfff94000 0x200>;
432                                 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 5>;
433                                 atmel,use-dma-rx;
434                                 atmel,use-dma-tx;
435                                 pinctrl-names = "default";
436                                 pinctrl-0 = <&pinctrl_usart2>;
437                                 status = "disabled";
438                         };
439
440                         usart3: serial@fff98000 {
441                                 compatible = "atmel,at91sam9260-usart";
442                                 reg = <0xfff98000 0x200>;
443                                 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 5>;
444                                 atmel,use-dma-rx;
445                                 atmel,use-dma-tx;
446                                 pinctrl-names = "default";
447                                 pinctrl-0 = <&pinctrl_usart3>;
448                                 status = "disabled";
449                         };
450
451                         macb0: ethernet@fffbc000 {
452                                 compatible = "cdns,at32ap7000-macb", "cdns,macb";
453                                 reg = <0xfffbc000 0x100>;
454                                 interrupts = <25 IRQ_TYPE_LEVEL_HIGH 3>;
455                                 pinctrl-names = "default";
456                                 pinctrl-0 = <&pinctrl_macb_rmii>;
457                                 status = "disabled";
458                         };
459
460                         i2c0: i2c@fff84000 {
461                                 compatible = "atmel,at91sam9g10-i2c";
462                                 reg = <0xfff84000 0x100>;
463                                 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 6>;
464                                 #address-cells = <1>;
465                                 #size-cells = <0>;
466                                 status = "disabled";
467                         };
468
469                         i2c1: i2c@fff88000 {
470                                 compatible = "atmel,at91sam9g10-i2c";
471                                 reg = <0xfff88000 0x100>;
472                                 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 6>;
473                                 #address-cells = <1>;
474                                 #size-cells = <0>;
475                                 status = "disabled";
476                         };
477
478                         ssc0: ssc@fff9c000 {
479                                 compatible = "atmel,at91sam9g45-ssc";
480                                 reg = <0xfff9c000 0x4000>;
481                                 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
482                                 pinctrl-names = "default";
483                                 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
484                                 status = "disabled";
485                         };
486
487                         ssc1: ssc@fffa0000 {
488                                 compatible = "atmel,at91sam9g45-ssc";
489                                 reg = <0xfffa0000 0x4000>;
490                                 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 5>;
491                                 pinctrl-names = "default";
492                                 pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
493                                 status = "disabled";
494                         };
495
496                         adc0: adc@fffb0000 {
497                                 compatible = "atmel,at91sam9260-adc";
498                                 reg = <0xfffb0000 0x100>;
499                                 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>;
500                                 atmel,adc-use-external-triggers;
501                                 atmel,adc-channels-used = <0xff>;
502                                 atmel,adc-vref = <3300>;
503                                 atmel,adc-num-channels = <8>;
504                                 atmel,adc-startup-time = <40>;
505                                 atmel,adc-channel-base = <0x30>;
506                                 atmel,adc-drdy-mask = <0x10000>;
507                                 atmel,adc-status-register = <0x1c>;
508                                 atmel,adc-trigger-register = <0x08>;
509                                 atmel,adc-res = <8 10>;
510                                 atmel,adc-res-names = "lowres", "highres";
511                                 atmel,adc-use-res = "highres";
512
513                                 trigger@0 {
514                                         trigger-name = "external-rising";
515                                         trigger-value = <0x1>;
516                                         trigger-external;
517                                 };
518                                 trigger@1 {
519                                         trigger-name = "external-falling";
520                                         trigger-value = <0x2>;
521                                         trigger-external;
522                                 };
523
524                                 trigger@2 {
525                                         trigger-name = "external-any";
526                                         trigger-value = <0x3>;
527                                         trigger-external;
528                                 };
529
530                                 trigger@3 {
531                                         trigger-name = "continuous";
532                                         trigger-value = <0x6>;
533                                 };
534                         };
535
536                         mmc0: mmc@fff80000 {
537                                 compatible = "atmel,hsmci";
538                                 reg = <0xfff80000 0x600>;
539                                 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>;
540                                 dmas = <&dma 1 0>;
541                                 dma-names = "rxtx";
542                                 #address-cells = <1>;
543                                 #size-cells = <0>;
544                                 status = "disabled";
545                         };
546
547                         mmc1: mmc@fffd0000 {
548                                 compatible = "atmel,hsmci";
549                                 reg = <0xfffd0000 0x600>;
550                                 interrupts = <29 IRQ_TYPE_LEVEL_HIGH 0>;
551                                 dmas = <&dma 1 13>;
552                                 dma-names = "rxtx";
553                                 #address-cells = <1>;
554                                 #size-cells = <0>;
555                                 status = "disabled";
556                         };
557
558                         watchdog@fffffd40 {
559                                 compatible = "atmel,at91sam9260-wdt";
560                                 reg = <0xfffffd40 0x10>;
561                                 status = "disabled";
562                         };
563
564                         spi0: spi@fffa4000 {
565                                 #address-cells = <1>;
566                                 #size-cells = <0>;
567                                 compatible = "atmel,at91rm9200-spi";
568                                 reg = <0xfffa4000 0x200>;
569                                 interrupts = <14 4 3>;
570                                 pinctrl-names = "default";
571                                 pinctrl-0 = <&pinctrl_spi0>;
572                                 status = "disabled";
573                         };
574
575                         spi1: spi@fffa8000 {
576                                 #address-cells = <1>;
577                                 #size-cells = <0>;
578                                 compatible = "atmel,at91rm9200-spi";
579                                 reg = <0xfffa8000 0x200>;
580                                 interrupts = <15 4 3>;
581                                 pinctrl-names = "default";
582                                 pinctrl-0 = <&pinctrl_spi1>;
583                                 status = "disabled";
584                         };
585                 };
586
587                 nand0: nand@40000000 {
588                         compatible = "atmel,at91rm9200-nand";
589                         #address-cells = <1>;
590                         #size-cells = <1>;
591                         reg = <0x40000000 0x10000000
592                                0xffffe200 0x200
593                               >;
594                         atmel,nand-addr-offset = <21>;
595                         atmel,nand-cmd-offset = <22>;
596                         pinctrl-names = "default";
597                         pinctrl-0 = <&pinctrl_nand>;
598                         gpios = <&pioC 8 GPIO_ACTIVE_HIGH
599                                  &pioC 14 GPIO_ACTIVE_HIGH
600                                  0
601                                 >;
602                         status = "disabled";
603                 };
604
605                 usb0: ohci@00700000 {
606                         compatible = "atmel,at91rm9200-ohci", "usb-ohci";
607                         reg = <0x00700000 0x100000>;
608                         interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
609                         status = "disabled";
610                 };
611
612                 usb1: ehci@00800000 {
613                         compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
614                         reg = <0x00800000 0x100000>;
615                         interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
616                         status = "disabled";
617                 };
618         };
619
620         i2c@0 {
621                 compatible = "i2c-gpio";
622                 gpios = <&pioA 20 GPIO_ACTIVE_HIGH /* sda */
623                          &pioA 21 GPIO_ACTIVE_HIGH /* scl */
624                         >;
625                 i2c-gpio,sda-open-drain;
626                 i2c-gpio,scl-open-drain;
627                 i2c-gpio,delay-us = <5>;        /* ~100 kHz */
628                 #address-cells = <1>;
629                 #size-cells = <0>;
630                 status = "disabled";
631         };
632 };